

# Hardware Data Sheet Section III

ET1815 / ET1816

Ether**CAT**<sup>®</sup>  Slave Controller  
IP Core for Xilinx<sup>®</sup> FPGAs  
Release 2.04e

Section I – Technology  
(Online at <http://www.beckhoff.com>)

Section II – Register Description  
(Online at <http://www.beckhoff.com>)

**Section III – Hardware Description**  
Installation, Configuration, Resource  
consumption, Interface specification

Version 1.0  
Date: 2015-01-20

**BECKHOFF**

## DOCUMENT ORGANIZATION

The Beckhoff EtherCAT Slave Controller (ESC) documentation covers the following Beckhoff ESCs:

- ET1200
- ET1100
- EtherCAT IP Core for Altera® FPGAs
- EtherCAT IP Core for Xilinx® FPGAs
- ESC20

The documentation is organized in three sections. Section I and section II are common for all Beckhoff ESCs, Section III is specific for each ESC variant.

The latest documentation is available at the Beckhoff homepage (<http://www.beckhoff.com>).

### Section I – Technology (All ESCs)

Section I deals with the basic EtherCAT technology. Starting with the EtherCAT protocol itself, the frame processing inside EtherCAT slaves is described. The features and interfaces of the physical layer with its two alternatives Ethernet and EBUS are explained afterwards. Finally, the details of the functional units of an ESC like FMMU, SyncManager, Distributed Clocks, Slave Information Interface, Interrupts, Watchdogs, and so on, are described.

Since Section I is common for all Beckhoff ESCs, it might describe features which are not available in a specific ESC. Refer to the feature details overview in Section III of a specific ESC to find out which features are available.

### Section II – Register Description (All ESCs)

Section II contains detailed information about all ESC registers. This section is also common for all Beckhoff ESCs, thus registers, register bits, or features are described which might not be available in a specific ESC. Refer to the register overview and to the feature details overview in Section III of a specific ESC to find out which registers and features are available.

### Section III – Hardware Description (Specific ESC)

Section III is ESC specific and contains detailed information about the ESC features, implemented registers, configuration, interfaces, pinout, usage, electrical and mechanical specification, and so on. Especially the Process Data Interfaces (PDI) supported by the ESC are part of this section.

### Additional Documentation

Application notes and utilities can also be found at the Beckhoff homepage. Pinout configuration tools for ET1100/ET1200 are available. Additional information on EtherCAT IP Cores with latest updates regarding design flow compatibility, FPGA device support and known issues are also available.

#### Trademarks

Beckhoff®, TwinCAT®, EtherCAT®, Safety over EtherCAT®, TwinSAFE® and XFC® are registered trademarks of and licensed by Beckhoff Automation GmbH & Co. KG. Other designations used in this publication may be trademarks whose use by third parties for their own purposes could violate the rights of the owners.

#### Patent Pending

The EtherCAT Technology is covered, including but not limited to the following German patent applications and patents: DE10304637, DE102004044764, DE102005009224, DE102007017835 with corresponding applications or registrations in various other countries.

#### Disclaimer

The documentation has been prepared with care. The products described are, however, constantly under development. For that reason the documentation is not in every case checked for consistency with performance data, standards or other characteristics. In the event that it contains technical or editorial errors, we retain the right to make alterations at any time and without warning. No claims for the modification of products that have already been supplied may be made on the basis of the data, diagrams and descriptions in this documentation.

#### Copyright

© Beckhoff Automation GmbH & Co. KG 01/2015.

The reproduction, distribution and utilization of this document as well as the communication of its contents to others without express authorization are prohibited. Offenders will be held liable for the payment of damages. All rights reserved in the event of the grant of a patent, utility model or design.

## DOCUMENT HISTORY

Version	Comment
1.0	<ul style="list-style-type: none"><li>Initial release EtherCAT IP Core for Xilinx FPGAs v2.04e</li></ul>

## CONTENTS

1	Overview	1		
	1.1	Frame processing order	2	
	1.2	Scope of this document	3	
	1.3	Scope of Delivery	3	
	1.4	Target FPGAs	4	
	1.5	Designflow requirements	4	
	1.6	Tested FPGA/Designflow combinations	5	
	1.7	Release Notes	6	
	1.8	Design flow	8	
	1.9	IP Core Evaluation	9	
	1.10	Simulation	10	
2	Features and Registers	11		
	2.1	Features	11	
	2.2	Registers	15	
	2.3	Extended ESC Features in User RAM	19	
3	IP Core Installation	21		
	3.1	Installation on Windows PCs	21	
		3.1.1	System Requirements	21
		3.1.2	Installation	21
	3.2	Installation on Linux PCs	22	
		3.2.1	System Requirements	22
		3.2.2	Installation	22
	3.3	Files located in the lib folder	22	
	3.4	License File	23	
	3.5	IP Core Vendor ID Package	23	
	3.6	RSA Decryption Keys	24	
	3.7	Environment Variable	24	
	3.8	Integrating the EtherCAT IP Core into the Xilinx Designflow	25	
	3.9	Software Templates for example designs with Microblaze processor (EDK)	25	
	3.10	EtherCAT Slave Information (ESI) / XML device description for example designs	25	
4	IP Core Usage	26		
	4.1	IPCore_Config Tool	26	
	4.2	EDK designs with EtherCAT IP Core	27	
	4.3	Vivado designs with EtherCAT IP Core	31	
5	IP Core Configuration	32		
		5.1.1	Product ID tab	33
		5.1.2	Physical Layer tab	34
		5.1.3	Internal Functions tab	35
		5.1.4	Feature Details tab	36

	5.1.5	Process Data Interface tab	38
6		Example Designs	45
	6.1	Avnet Xilinx Spartan-6 LX150T Development Kit with Digital I/O	46
	6.1.1	Configuration and resource consumption	46
	6.1.2	Functionality	46
	6.1.3	Implementation	47
	6.1.4	SII EEPROM	47
	6.2	Avnet Xilinx Spartan-6 LX150T Development Kit with PLB/AXI	48
	6.2.1	Configuration and resource consumption	48
	6.2.2	Functionality	48
	6.2.3	Implementation	48
	6.2.4	SII EEPROM	49
	6.2.5	Downloadable configuration file	49
7		FPGA Resource Consumption	50
8		IP Core Signals	53
	8.1	General Signals	53
	8.1.1	Clock source example schematics	53
	8.2	SII EEPROM Interface Signals	54
	8.3	LED Signals	55
	8.4	Distributed Clocks SYNC/LATCH Signals	55
	8.5	Physical Layer Interface	56
	8.5.1	MII Interface	57
	8.5.2	RMII Interface	59
	8.6	PDI Signals	60
	8.6.1	General PDI Signals	60
	8.6.2	Digital I/O Interface	60
	8.6.3	SPI Slave Interface	61
	8.6.4	Asynchronous 8/16 Bit $\mu$ Controller Interface	61
	8.6.5	PLB Processor Local Bus	63
	8.6.6	OPB On-Chip Peripheral Bus	65
9		Ethernet Interface	66
	9.1	PHY Management interface	66
	9.1.1	PHY Management Interface Signals	66
	9.1.2	PHY Address Configuration	66
	9.1.3	Separate external MII management interfaces	67
	9.1.4	MII management timing specifications	67
	9.2	MII Interface	68
	9.2.1	MII Interface Signals	69
	9.2.2	TX Shift Compensation	70
	9.2.3	MII Timing specifications	71
	9.2.4	MII example schematic	72

9.3	RMI Interface	73
9.3.1	RMI Interface Signals	73
9.3.2	RMI example schematic	74
10	PDI Description	75
10.1	Digital I/O Interface	76
10.1.1	Interface	76
10.1.2	Configuration	77
10.1.3	Digital Inputs	77
10.1.4	Digital Outputs	77
10.1.5	Output Enable	78
10.1.6	SyncManager Watchdog	78
10.1.7	SOF	79
10.1.8	OUTVALID	79
10.1.9	Timing specifications	79
10.2	SPI Slave Interface	81
10.2.1	Interface	81
10.2.2	Configuration	81
10.2.3	SPI access	82
10.2.4	Address modes	82
10.2.5	Commands	83
10.2.6	Interrupt request register (AL Event register)	83
10.2.7	Write access	83
10.2.8	Read access	83
10.2.9	SPI access errors and SPI status flag	84
10.2.10	2 Byte and 4 Byte SPI Masters	85
10.2.11	Timing specifications	86
10.3	Asynchronous 8/16 bit $\mu$ Controller Interface	92
10.3.1	Interface	92
10.3.2	Configuration	92
10.3.3	$\mu$ Controller access	93
10.3.4	Write access	93
10.3.5	Read access	93
10.3.6	$\mu$ Controller access errors	94
10.3.7	Connection with 16 bit $\mu$ Controllers without byte addressing	94
10.3.8	Connection with 8 bit $\mu$ Controllers	95
10.3.9	Timing Specification	96
10.4	PLB Slave Interface	100
10.4.1	Interface	100
10.4.2	Configuration	101
10.4.3	Timing specifications	102
10.5	OPB Slave Interface	104

	10.5.1	Interface	104
	10.5.2	Configuration	105
	10.5.3	Byte Enable (BE)	105
	10.5.4	Timing specifications	106
11		Distributed Clocks SYNC/LATCH Signals	108
	11.1	Signals	108
	11.2	Timing specifications	108
12		SII EEPROM Interface (I <sup>2</sup> C)	109
	12.1	Signals	109
	12.2	EEPROM Emulation	109
	12.3	Timing specifications	109
13		Electrical Specifications	110
14		Synthesis Constraints	111
15		Appendix	114
	15.1	Support and Service	114
	15.1.1	Beckhoff's branch offices and representatives	114
	15.2	Beckhoff Headquarters	114

## TABLES

Table 1: IP Core Main Features .....	1
Table 2: Frame Processing Order .....	2
Table 3: Tested FPGA/Designflow combinations .....	5
Table 4: Release notes .....	6
Table 5: Register Revision (0x0001) .....	7
Table 6: Register Build (0x0002:0x0003) .....	7
Table 7: IP Core Feature Details .....	11
Table 8: Legend .....	14
Table 9: Register availability .....	15
Table 10: Legend .....	18
Table 11: Extended ESC Features (Reset values of User RAM – 0x0F80:0x0FFF) .....	19
Table 12: Contents of lib folder .....	22
Table 13: Resource consumption Avnet LX150T example design .....	46
Table 14: Resource consumption Avnet LX150T example design .....	48
Table 15: Approximate resource requirements for main configurable functions .....	51
Table 16: EtherCAT IP Core configuration for typical EtherCAT Devices .....	52
Table 17: EtherCAT IP Core resource consumption for typical EtherCAT Devices .....	52
Table 18: General Signals .....	53
Table 19: SII EEPROM Signals .....	54
Table 20: LED Signals .....	55
Table 21: DC SYNC/LATCH signals .....	55
Table 22: Physical Layer General .....	56
Table 23: PHY Interface MII .....	57
Table 24: PHY Interface RMII .....	59
Table 25: General PDI Signals .....	60
Table 26: Digital I/O PDI .....	60
Table 27: SPI PDI .....	61
Table 28: 8/16 Bit $\mu$ C PDI .....	61
Table 29: 8 Bit $\mu$ C PDI .....	62
Table 30: 16 Bit $\mu$ C PDI .....	62
Table 31: PLB PDI .....	63
Table 32: OPB PDI .....	65
Table 33: PHY management Interface signals .....	66
Table 34: MII management timing characteristics .....	67
Table 35: MII Interface signals .....	69
Table 36: MII TX Timing characteristics .....	71
Table 37: MII timing characteristics .....	71
Table 38: RMII Interface signals .....	73
Table 39: Available PDIs for EtherCAT IP Core .....	75
Table 40: IP core digital I/O signals .....	76
Table 41: Input/Output byte reference .....	76
Table 42: Digital I/O timing characteristics IP Core .....	79
Table 43: SPI signals .....	81
Table 44: Address modes .....	82
Table 45: SPI commands CMD0 and CMD1 .....	83
Table 46: Interrupt request register transmission .....	83
Table 47: Write access for 2 and 4 Byte SPI Masters .....	85
Table 48: SPI timing characteristics IP Core .....	86
Table 49: Read/Write timing diagram symbols .....	87
Table 50: $\mu$ Controller signals .....	92
Table 51: 8 bit $\mu$ Controller interface access types .....	93
Table 52: 16 bit $\mu$ Controller interface access types .....	93
Table 53: $\mu$ Controller timing characteristics IP Core .....	96
Table 54: PLB signals .....	100
Table 55: PLB clock period values for synchronous clocking .....	101
Table 56: PLB timing characteristics .....	102
Table 57: OPB signals .....	104
Table 58: OPB timing characteristics .....	106
Table 59: Distributed Clocks signals .....	108
Table 60: DC SYNC/LATCH timing characteristics IP Core .....	108



Table 61: I <sup>2</sup> C EEPROM signals .....	109
Table 62: EEPROM timing characteristics IP Core .....	109
Table 63: AC Characteristics .....	110
Table 64: Forwarding Delays .....	110
Table 65: EtherCAT IP Core constraints .....	111

## FIGURES

Figure 1: EtherCAT IP Core Block Diagram .....	1
Figure 2: Frame Processing .....	2
Figure 3: Design flow .....	8
Figure 4: Files installed with EtherCAT IP Core setup .....	21
Figure 5: IPCore_Config Open Menu .....	26
Figure 6: IP Core generation successful .....	26
Figure 7: EDK – Overview .....	28
Figure 8: EDK – Configuration of IP Core .....	28
Figure 9: EDK – Configuration Dialog .....	29
Figure 10: EDK – System Assembly View, Addresses tab .....	29
Figure 11: EDK – System Assembly View, Ports tab .....	30
Figure 12: EtherCAT IP Core Configuration Interface .....	32
Figure 13: Product ID tab .....	33
Figure 14: Physical Layer tab .....	34
Figure 15: Internal Functions tab .....	35
Figure 16: Feature Details tab .....	36
Figure 17: Available PDI Interfaces .....	38
Figure 18: Register Process Data Interface .....	39
Figure 19: Register PDI – Digital I/O Configuration .....	40
Figure 20: Register PDI – $\mu$ C-Configuration .....	41
Figure 21: Register PDI – SPI Configuration .....	42
Figure 22: Register PDI – PLB Interface Configuration .....	43
Figure 23: Register PDI – OPB Interface Configuration .....	44
Figure 24: EtherCAT IP Core clock source (MII) .....	53
Figure 25: EtherCAT IP Core clock source (RMII) .....	54
Figure 26: PHY management Interface signals .....	66
Figure 27: Example schematic with two individual MII management interfaces .....	67
Figure 28: MII Interface signals .....	69
Figure 29: MII TX Timing Diagram .....	70
Figure 30: MII timing RX signals .....	71
Figure 31: MII example schematic .....	72
Figure 32: RMII Interface signals .....	73
Figure 33: RMII example schematic .....	74
Figure 34: IP core digital I/O signals .....	76
Figure 35: Digital Output Principle Schematic .....	78
Figure 36: Digital Input: Input data sampled at SOF, I/O can be read in the same frame .....	80
Figure 37: Digital Input: Input data sampled with LATCH_IN .....	80
Figure 38: Digital Output timing .....	80
Figure 39: OUT_ENA timing .....	80
Figure 40: SPI master and slave interconnection .....	81
Figure 41: Basic SPI_DI/SPI_DO timing (*refer to timing diagram for relevant edges of SPI_CLK) ....	87
Figure 42: SPI read access (2 byte addressing, 1 byte read data) with Wait State byte .....	88
Figure 43: SPI read access (2 byte addressing, 2 byte read data) with Wait State byte .....	89
Figure 44: SPI write access (2 byte addressing, 1 byte write data) .....	90
Figure 45: SPI write access (3 byte addressing, 1 byte write data) .....	91
Figure 46: $\mu$ Controller interconnection .....	92
Figure 47: Connection with 16 bit $\mu$ Controllers without byte addressing .....	94
Figure 48: Connection with 8 bit $\mu$ Controllers (BHE and DATA[15:8] should not be left open) .....	95
Figure 49: Read access (without preceding write access) .....	98
Figure 50: Write access (write after rising edge nWR, without preceding write access) .....	98
Figure 51: Sequence of two write accesses and a read access .....	99
Figure 52: Write access (write after falling edge nWR) .....	99
Figure 53: PLB signals .....	100
Figure 54: PLB Read Access .....	103
Figure 55: PLB Write Access .....	103
Figure 56: OPB signals .....	104
Figure 57: OPB Read Access .....	107
Figure 58: OPB Write Access .....	107
Figure 59: Distributed Clocks signals .....	108
Figure 60: LatchSignal timing .....	108

Figure 61: SyncSignal timing..... 108  
Figure 62: I<sup>2</sup>C EEPROM signals..... 109

## ABBREVIATIONS

μC	Microcontroller
ADR	Address
AL	Application Layer
BHE	Bus High Enable
BSP	Board Support Package
CMD	Command
CS	Chip Select
DC	Distributed Clock
DCM	Digital Clock Manager
DL	Data Link Layer
ECAT	EtherCAT
EDK	Embedded Development Kit (Xilinx software)
EOF	End of Frame
ESC	EtherCAT Slave Controller
ESI	EtherCAT Slave Information
FMMU	Fieldbus Memory Management Unit
FPGA	Field Programmable Gate Array
GPI	General Purpose Input
GPO	General Purpose Output
HDL	Hardware Description Language
IP	Intellectual Property
IRQ	Interrupt Request
ISE	Integrated Software Environment (Xilinx software)
LE	Logic Element
LC	Logic Cell
MAC	Media Access Controller
MDIO	Management Data Input / Output
MHS	Microprocessor Hardware Specification
MI	(PHY) Management Interface
MII	Media Independent Interface
MISO	Master In – Slave Out
MOSI	Master Out – Slave In
MPD	Microprocessor Peripheral Specification
OPB	On-Chip Peripheral Bus
PAO	Peripheral Analyze Order
PDI	Process Data Interface
PLB	Processor Local Bus
PLD	Programmable Logic Device
PLL	Phase Locked Loop
RBF	Raw Binary File
RD	Read
RMII	Reduced Media Independent Interface
SDK	Software Development Kit
SM	SyncManager
SoC	System on a Chip
SOF	Start of Frame
SOPC	System on a programmable Chip
SPI	Serial Peripheral Interface
VHDL	Very High Speed Integrated Circuit Hardware Description Language
WR	Write


# 1 Overview

The EtherCAT IP Core is a configurable EtherCAT Slave Controller (ESC). It takes care of the EtherCAT communication as an interface between the EtherCAT fieldbus and the slave application. The EtherCAT IP Core is delivered as a configurable system so that the feature set fits the requirements perfectly and brings costs down to an optimum.

**Table 1: IP Core Main Features**

Feature	IP Core configurable features
Ports	1-3 MII ports or 1-2 RMII ports
FMMUs	0-8
SyncManagers	0-8
RAM	1-60 KB
Distributed Clocks	Yes, 32 bit or 64 bit
Process Data Interfaces	<ul style="list-style-type: none"> <li>• 32 Bit Digital I/O (unidirectional)</li> <li>• SPI Slave</li> <li>• 8/16 bit asynchronous <math>\mu</math>Controller Interface</li> <li>• PLB v4.6 on-chip bus</li> <li>• OPB on-chip bus (legacy)</li> </ul>
Other features	<ul style="list-style-type: none"> <li>• Example designs for easy start up included</li> <li>• Slave applications can run on-chip if the appropriate FPGAs with sufficient resources are used</li> </ul>

The general functionality of the EtherCAT IP Core is shown in Figure 1:



**Figure 1: EtherCAT IP Core Block Diagram**


### 1.1 Frame processing order

The frame processing order of the EtherCAT IP Core is as follows (logical port numbers are used):

**Table 2: Frame Processing Order**

Number of Ports	Frame processing order
1	0→EtherCAT Processing Unit→0
2	0→EtherCAT Processing Unit→1 / 1→0
3	0→EtherCAT Processing Unit→1 / 1→2 / 2→0 (log. ports 0,1, and 2)

Figure 2 shows the frame processing in general:



**Figure 2: Frame Processing**

#### Frame Processing Example with Ports 0 and 1

A frame received at port 0 goes via the Auto-Forwarder and the Loopback function to the EtherCAT Processing Unit which processes it. Then, the frame is sent to port 1. If port 1 is open, the frame is sent out at port 1. If it is closed, the frame is forwarded by the Loopback function to port 2. Since port 2 is not configured, the Loopback function of port 2 forwards the frame to the Loopback function of port 0, and then it is sent out at port 0 – back to the master.

## 1.2 Scope of this document

Purpose of this document is to describe the installation and configuration of the EtherCAT IP Core for Xilinx FPGAs. Furthermore, the signals and registers of the IP Core depending on the chosen configuration are described.

This documentation was made with the assumption that the user is familiar with the handling of the Xilinx Development Environment ISE® and EDK.

## 1.3 Scope of Delivery

The EtherCAT IP Core installation file includes:

- EtherCAT IP Core (encrypted VHDL library)
- Decryption keys for encrypted EtherCAT IP Core
- IP Core Configuration Tool (IPCore\_Config.exe)
- Example designs

The following files which contain customer specific information are required to synthesize the IP Core. They are delivered independently of the installation file.

- License File to decrypt EtherCAT IP Core: iptb\_ethercat\_ipcore\_<version>\_flexlm.lic
- Encrypted Vendor ID package: pk\_ECAT\_VENDORID\_<company>\_Xilinx.vhd

## 1.4 Target FPGAs

The EtherCAT IP Core for Xilinx® FPGAs is targeted at these FPGA families:

- Spartan®-3, -3E, -3A, -3AN, -3A DSP
- Spartan®-6
- Artix®-7, Artix-7 Low Voltage
- Kintex™-7, Kintex-7 Lower Voltage
- Virtex®-4
- Virtex®-5
- Virtex®-6
- Virtex®-7
- Kintex® UltraScale™
- Virtex® UltraScale™
- Zynq®-7000

The EtherCAT IP Core is designed to support a wide range of FPGAs without modifications, because it does not instantiate dedicated FPGA resources, or rely on device specific features. Thus, the IP Core is easily portable to new FPGA families (e.g. Zynq UltraScale MPSoC).

The complexity of the IP Core is highly configurable, so its demands for logic resources, memory blocks, and FPGA speed cover a wide range. Thus, it is not possible to run any IP Core configuration on any target FPGA with any speed grade. I.e., there are IP Core configurations requiring a faster speed grade, or a larger FPGA, or even a more powerful FPGA family.

It is necessary to run through the whole synthesis process – including timing checks –, to evaluate if the selected FPGA is suitable for a certain IP Core configuration before making the decision for the FPGA. Please consider a security margin for the logic resources to allow for minor enhancements and bug fixes of the IP Core and the user logic.

## 1.5 Designflow requirements

For synthesis of the EtherCAT IP Core for Xilinx FPGAs, at least one of the following Xilinx design tools is needed:

- Xilinx Integrated Software Environment ISE 14.7
- Xilinx Platform Studio 14.7
- Xilinx PlanAhead 14.7
- Xilinx Vivado 2014.1 - 2014.4

Higher design tool versions are probably supported. Installation of the latest patches is recommended. A free version (“WebPack”) is available from Xilinx (<http://www.xilinx.com>).

Optionally for using the EtherCAT IP Core with embedded processor designs, you will need

- Xilinx SDK
- Xilinx Vivado SDK



## 1.6 Tested FPGA/Designflow combinations

The EtherCAT IP Core has been synthesized successfully with different ISE/EDK versions and FPGA families. Table 3 lists combinations of FPGA devices and design tools versions which have been synthesized or even tested in real hardware. This list does not claim to be complete, it just illustrates that the EtherCAT IP Core is designed to comply with a broad spectrum of FPGAs.

**Table 3: Tested FPGA/Designflow combinations**

IP Core	Family	Device	Designflow	Test	Used Example Designs
2.04e	Spartan-3E	XC3S1200E	ISE 14.7	Synthesis	
	Spartan-6	XC6SLX150T	ISE 14.7 EDK 14.7	Hardware	LX150T DIGI & PLB
	Artix-7	XC7A100T	ISE 14.7	Synthesis	
	Kintex-7	XC7K70T	ISE 14.7	Synthesis	
	Virtex-4	XC4VLX25	ISE 14.7	Synthesis	
	Virtex-5	XC5VLX30	ISE 14.7	Synthesis	
	Virtex-6	XC6VLX75T	ISE 14.7	Synthesis	
	Virtex-7	XC7VX330T	ISE 14.7	Synthesis	
	Kintex UltraScale	XCKU035	Vivado 2014.3	Synthesis	
	Virtex UltraScale	XCVU080	Vivado 2014.3	Synthesis	
	Zynq 7020	XC7Z020	ISE 14.7	Synthesis	

NOTE: Synthesis test means XST synthesis, implementation and programming file generation. Hardware test means the design was operational on hardware.

Refer to the *Hardware Data Sheet Section III Addendum* available at the Beckhoff homepage (<http://www.beckhoff.com>) for latest updates regarding device support, design flow compatibility, and known issues.

## 1.7 Release Notes

EtherCAT IP Core updates deliver feature enhancements and removed restrictions. Feature enhancements are not mandatory regarding conformance to the EtherCAT standard. Restrictions have to be judged whether they are relevant in the user's configuration or not, or if workarounds are possible.

**Table 4: Release notes**

Version	Release notes
2.04a (03/2011)	<ul style="list-style-type: none"> <li>Update to ISE 12.4/13.1</li> <li>Station Alias register (0x0012:0x0013) is now permanently enabled</li> <li>Extended DL Control register (0x0102:0x0103) is now permanently enabled</li> <li>ECAT Event Mask register (0x0200:0x0201) is now permanently enabled</li> <li>AL Control register (0x0120:0x0121) and AL Status register (0x0130:0x0131) are now 16 bit wide</li> </ul> <p>Enhancements:</p> <ul style="list-style-type: none"> <li>Added example design for Avnet/Xilinx Spartan-6 LX150T Development Kit</li> </ul> <p>Restrictions of this version, which are removed in V2.04d:</p> <ul style="list-style-type: none"> <li>Reduced receive time accuracy when Receive Times are enabled while Distributed Clocks are disabled.</li> </ul> <p>Restrictions of this version, which are removed in V2.04e:</p> <ul style="list-style-type: none"> <li>The last 4 Kbyte Process Data RAM (0xF000:0xFFFF) cannot be used in the 60 Kbyte RAM configuration.</li> </ul>
2.04d (07/2013)	<ul style="list-style-type: none"> <li>Update to ISE 14.5</li> </ul> <p>Enhancements:</p> <ul style="list-style-type: none"> <li>PlanAhead and Vivado support added</li> <li>Xilinx Artix-7, Zynq-7000 support added</li> <li>RX FIFO size initialized by SII EEPROM</li> <li>MI link detection: relaxed checking of PHY register 9 (1000Base-T Master-Slave Control register)</li> </ul> <p>Restrictions of previous versions which are removed in this version:</p> <ul style="list-style-type: none"> <li>Improved receive time accuracy when Receive Times are enabled while Distributed Clocks are disabled (customers using this configuration in V2.04a should update to V2.04d)</li> </ul> <p>Restrictions of this version, which are removed in V2.04e:</p> <ul style="list-style-type: none"> <li>The last 4 Kbyte Process Data RAM (0xF000:0xFFFF) cannot be used in the 60 Kbyte RAM configuration.</li> </ul>
2.04e (01/2015)	<ul style="list-style-type: none"> <li>Update to ISE 14.7</li> <li>The EL9800/FB1130 example designs have been removed because these evaluation boards are no longer available.</li> </ul> <p>Enhancements</p> <ul style="list-style-type: none"> <li>Xilinx Kintex UltraScale, Virtex UltraScale are now supported</li> <li>Added LX150T DIGI example design</li> <li>For EEPROM Emulation, the CRC error bit 0x0502[11] can be written via PDI to indicate CRC errors during a reload command.</li> <li>The ESI XML device description does not use special data types anymore.</li> <li>Internal license attribute encoding updated (issues with Vivado 2012.x)</li> <li>The LX150T PLB example design now supports the PHY management interface correctly</li> </ul> <p>Restrictions of previous versions which are removed in this version:</p> <ul style="list-style-type: none"> <li>The last 4 Kbyte Process Data RAM (0xF000:0xFFFF) can be used in the 60 Kbyte RAM configuration.</li> </ul>

The IP Core version, denoted as X.Yz (e.g., 1.00a), consists of three values X, Y, and z. These values can be read out in registers 0x0001 and 0x0002. Value z is encoded like this: a=0, b=1, c=2, etc. .

**Table 5: Register Revision (0x0001)**


Bit	Description	ECAT	PDI	Reset Value
7:0	IP Core major version X	r/-	r/-	IP Core dep.

**Table 6: Register Build (0x0002:0x0003)**

Bit	Description	ECAT	PDI	Reset Value
3:0	IP Core maintenance version z	r/-	r/-	IP Core dep.
7:4	IP Core minor version Y	r/-	r/-	IP Core dep.
15:8	Patch level: 0x00: original release 0x01-0x0F: patch level of original release	r/-	r/-	IP Core dep.

### 1.8 Design flow

The design flow for creating an EtherCAT Slave Controller based on the EtherCAT IP Core is shown in the following picture:



**Figure 3: Design flow**

## 1.9 IP Core Evaluation

The EtherCAT IP Core for Xilinx FPGAs supports IP core evaluation. A dedicated setup file containing the evaluation version of the IP Core is available, which also includes the decryption keys for the evaluation IP Core. Additionally, a special evaluation license file is required for IP core evaluation.

A design with the evaluation version of the EtherCAT IP Core is subject to some restrictions:

- The EtherCAT IP Core will discontinue its function after approximately one hour.
- The evaluation version slightly increases the resource consumption of the IP Core.
- The evaluation bitstream must not be distributed/sold.

A vendor ID package is required for both evaluation and full license. It is recommended to use an evaluation vendor ID (package) for evaluation, and the original vendor ID for production. The evaluation vendor ID is beginning with "0xE....." and ends with the original vendor ID digits. Evaluation vendor IDs cannot pass the EtherCAT conformance tests.

### Selecting Full or Evaluation License

There are individual setup files for full and evaluation license. The evaluation version can be easily upgraded to a full version just by running the EtherCAT IP Core setup for the full version.

For Linux, just install the full version over the evaluation license, the appropriate files will be overwritten.

A design using an evaluation EtherCAT IP Core does not have to be changed when upgrading to a full license (or vice-versa).

Four steps have to be performed to change the license type:

1. Acquire the intended license and set it up
2. **Windows:**  
Start the appropriate EtherCAT IP Core setup. Alternatively, uninstall the EtherCAT IP Core and install it again with the intended license version. The example designs are automatically updated and the decryption keys are also installed.  
**Linux:**  
Unzip the setup files over the existing installation (you might want to delete the installation folder <IPInst\_dir> before). Copy the new decryption keys from the <IPInst\_dir>/lib folder to your \$HOME/RSA folder.
3. Update your own projects with the EtherCAT\_IPCore.vhd from the lib-folder. For EDK projects, it is sufficient to generate the core again, because the IPCore\_Config tool will integrate the current IP Core from the lib folder.
4. Synthesize your designs again to generate unlimited bitstreams with the full license, and time-bombed bitstreams with the evaluation license.

A txt-file is placed in the lib folder which indicates the currently installed IP core version (evaluation or full).

## 1.10 Simulation

A behavioral simulation model of the EtherCAT IP core is not available because of its size and complexity. Thus, simulation of the entire EtherCAT IP Core is not supported. In most cases, simulation of the EtherCAT IP Core is not necessary, as the IP Core was thoroughly tested and the interfaces are standardized (Ethernet, PLB) or simple and well described. Problems at the interface level can often be solved with a scope shot of the interface signals.

Nevertheless, customer designs using the PLB on-chip bus can easily be simulated using a Bus Functional Model of the PLB slave interface instead of a simulation model of the entire EtherCAT IP Core.

From the processor's view, the EtherCAT IP Core is a memory (or a bunch of registers). For processor bus verification, the EtherCAT IP Core can be substituted by another IP core with OPB slave interface which behaves like a memory as well. The EtherCAT IP Core can be replaced for simulation by e.g.:

- Xilinx XPS Block RAM (BRAM) Interface Controller with a Block RAM block
- PLB Bus Functional models of the "IBM On-Chip Bus Model Toolkits". This toolkit can be used for complete verification of your PLB bus interfaces.

## 2 Features and Registers

### 2.1 Features

Table 7: IP Core Feature Details

Feature	IP Core Xilinx® V2.04e	IP Core Xilinx V2.04d	Feature	IP Core Xilinx® V2.04e	IP Core Xilinx V2.04d
<b>EtherCAT Ports</b>	1-3	1-3	MI preamble suppression	x	x
Permanent ports	1-3	1-3	Additional MCLK	x	x
Optional Bridge port 3 (EBUS or MII)	-	-	Gigabit PHY configuration	x	x
EBUS ports	-	-	Gigabit PHY register 9 relaxed check	x	x
MII ports	0-3	0-3	FX PHY configuration	-	-
RMI ports	0-2	0-2	Transparent Mode	-	-
RGMII ports	-	-	<b>MII Features</b>		
Port 0	x	x	CLK25OUT as PHY clock source	User logic	User logic
Ports 0, 1	x	x	Bootstrap TX Shift settings	c	c
Ports 0, 1, 2	x	x	Automatic TX Shift setting (with TX_CLK)	c	c
<b>EtherCAT mode</b>	Direct	Direct	TX Shift not necessary (PHY TX_CLK as clock source)	-	-
<b>Slave Category</b>	Full Slave	Full Slave	FIFO size reduction steps	1	1
Position addressing	x	x	<b>PDI General Features</b>		
Node addressing	x	x	Increased PDI performance	-	-
Logical addressing	x	x	Extended PDI Configuration (0x0152:0x0153)	x	x
Broadcast addressing	x	x	PDI Error Counter (0x030D)	c	c
<b>Physical Layer General Features</b>			PDI Error Code (0x030E)	c	c
FIFO Size configurable (0x0100[18:16])	x	x	CPU_CLK output (10, 20, 25 MHz)	User logic	User logic
FIFO Size default from SII EEPROM	x	x	SOF, EOF, WD_TRIG and WD_STATE independent of PDI	x	x
Auto-Forwarder checks CRC and SOF	x	x	Available PDIs and PDI features depending on port configuration	-	-
Forwarded RX Error indication, detection and Counter (0x0308:0x030B)	x	x	PDI selection at run-time (SII EEPROM)	-	-
Lost Link Counter (0x0310:0x0313)	c	c	PDI active immediately (SII EEPROM settings ignored)	x	x
Prevention of circulating frames	x	x	PDI function acknowledge by write	-	-
Fallback: Port 0 opens if all ports are closed	x	x	PDI Information register 0x014E:0x014F	-	-
VLAN Tag and IP/UDP support	x	x	<b>Digital I/O PDI</b>	x	x
Enhanced Link Detection per port configurable	x	x	Digital I/O width [bits]	8/16/24/32	8/16/24/32
<b>General Ethernet Features (MII/RMII/RGMII)</b>			PDI Control register value (0x0140:0x0141)	4	4
MII Management Interface (0x0510:0x051F)	c	c	Control/Status signals:	7	7
Supported PHY Address Offsets	any	any	LATCH_IN	x	x
Individual port PHY addresses	-	-	SOF	x	x
Port PHY addresses readable	-	-	OUTVALID	x	x
Link Polarity configurable	User logic	User logic	WD_TRIG	x	x
Enhanced Link Detection supported	x	x	OE_CONF	-	-
FX PHY support (native)	-	-	OE_EXT	x	x
PHY reset out signals	-	-	EEPROM_Loaded	-	-
Link detection using PHY signal (LED)	x	x	WD_STATE	x	x
MI link status and configuration	c	c	EOF	x	x
MI controllable by PDI (0x0516:0x0517)	x	x	Granularity of direction configuration [bits]	8	8
MI read error (0x0510.13)	x	x	Bidirectional mode	- (User logic)	- (User logic)
MI PHY configuration update status (0x0518.5)	x	x			

Feature	IP Core Xilinx® V2.04e	IP Core Xilinx V2.04d
Output high-Z if WD expired	User logic	User logic
Output 0 if WD expired	x	x
Output with EOF	x	x
Output with DC SyncSignals	x	x
Input with SOF	x	x
Input with DC SyncSignals	x	x
<b>SPI Slave PDI</b>	<b>x</b>	<b>x</b>
Max. SPI clock [MHz]	30	30
SPI modes configurable (0x0150[1:0])	x	x
SPI_IRQ driver configurable (0x0150[3:2])	x	x
SPI_SEL polarity configurable (0x0150.4)	x	x
Data out sample mode configurable (0x0150.5)	x	x
Busy signaling	-	-
Wait State byte(s)	x	x
Number of address extension byte(s)	any	any
2/4 Byte SPI master support	x	x
Extended error detection (read busy violation)	x	x
SPI_IRQ delay	x	x
Status indication	x	x
EEPROM_Loaded signal	-	-
<b>Asynchronous µController PDI</b>	<b>8/16 bit</b>	<b>8/16 bit</b>
Extended µC configuration bits 0x0150[7:4], 0x0152:0x0153	x	x
ADR[15:13] available (000 <sub>b</sub> if not available)	x	x
EEPROM_Loaded signal	-	-
RD polarity configurable (0x0150.7)	-	-
Read BUSY delay (0x0152.0)	x	x
Write after first edge (0x0152.2)	x	x
<b>Synchronous µController PDI</b>	<b>-</b>	<b>-</b>
EEPROM_Loaded signal	-	-
<b>On-Chip Bus PDI</b>	<b>x</b>	<b>x</b>
Avalon®	-	-
OPB®	x	x
PLB v4.6®	x	x
AXI3™	-	-
AXI4™	-	-
AXI4 LITE™	-	-
Bus clock [MHz] (N=1,2,3,...)	N*25	N*25
Data bus width [bits]	32	32
Prefetch cycles	1/2/4 (OPB)	1/2/4 (OPB)
DC SyncSignals available directly and as IRQ	x	x
Bus clock multiplier in register 0x0150[6:0]	x	x
EEPROM_Loaded signal	-	-
<b>EtherCAT Bridge (port 3, EBUS/MII)</b>	<b>-</b>	<b>-</b>

Feature	IP Core Xilinx® V2.04e	IP Core Xilinx V2.04d
<b>General Purpose I/O</b>	<b>x</b>	<b>x</b>
GPO bits	0/8/16/32/64	0/8/16/32/64
GPI bits	0/8/16/32/64	0/8/16/32/64
GPIO available independent of PDI or port configuration	x	x
GPIO available without PDI	x	x
Concurrent access to GPO by ECAT and PDI	x	x
<b>ESC Information</b>		
Basic Information (0x0000:0x0006)	x	x
Port Descriptor (0x0007)	x	x
ESC Features supported (0x0008:0x0009)	x	x
Extended ESC Feature Availability in User RAM (0x0F80 ff.)	x	x
<b>Write Protection (0x0020:0x0031)</b>	<b>c</b>	<b>c</b>
<b>Data Link Layer Features</b>		
ECAT Reset (0x0040)	c	c
PDI Reset (0x0041)	c	c
ESC DL Control (0x0100:0x0103) bytes	4	4
EtherCAT only mode (0x0100.0)	x	x
Temporary loop control (0x0100.1)	x	x
FIFO Size configurable (0x0100[18:16])	x	x
Configured Station Address (0x0010:0x0011)	x	x
Configured Station Alias (0x0100.24, 0x0012:0x0013)	x	x
Physical Read/Write Offset (0x0108:0x0109)	c	c
<b>Application Layer Features</b>		
Extended AL Control/Status bits (0x0120[15:5], 0x0130[15:5])	x	x
AL Status Emulation (0x0140.8)	x	x
AL Status Code (0x0134:0x0135)	c	c
<b>Interrupts</b>		
ECAT Event Mask (0x0200:0x0201)	x	x
AL Event Mask (0x0204:0x0207)	c	c
ECAT Event Request (0x0210:0x0211)	x	x
AL Event Request (0x0220:0x0223)	x	x
SyncManager activation changed (0x0220.4)	x	x
SyncManager watchdog expiration (0x0220.6)	x	x
<b>Error Counters</b>		
RX Error Counter (0x0300:0x0307)	x	x
Forwarded RX Error Counter (0x0308:0x030B)	x	x
ECAT Processing Unit Error Counter (0x030C)	c	c
PDI Error Counter (0x030D)	c	c



Feature	IP Core Xilinx® V2.04e	IP Core Xilinx V2.04d
Lost Link Counter (0x0310:0x0313)	c	c
<b>Watchdog</b>		
Watchdog Divider configurable (0x0400:0x0401)	c	c
Watchdog Process Data	x	x
Watchdog PDI	x	x
Watchdog Counter Process Data (0x0442)	x	x
Watchdog Counter PDI (0x0443)	x	x
<b>SII EEPROM Interface (0x0500:0x050F)</b>		
EEPROM sizes supported	1 KB-4 Mbyte	1 KB-4 Mbyte
EEPROM size reflected in 0x0502.7	x	x
EEPROM controllable by PDI	x	x
EEPROM Emulation by PDI	c	c
Read data bytes (0x0502.6)	4	4
Internal Pull-Ups for EEPROM_CLK and EEPROM_DATA	User logic	User logic
<b>FMMUs</b>	0-8	0-8
Bit-oriented operation	x	x
<b>SyncManagers</b>	0-8	0-8
Watchdog trigger generation for 1 Byte Mailbox configuration independent of reading access	x	x
SyncManager Event Times (+0x8[7:6])	c	c
Buffer state (+0x5[7:6])	x	x
<b>Distributed Clocks</b>	<b>c</b>	<b>c</b>
Width	32/64	32/64
Sync/Latch signals	4 (2 Sync-Signals, 2 Latch-Signals)	4 (2 Sync-Signals, 2 Latch-Signals)
SyncManager Event Times (0x09F0:0x09FF)	c	c
DC Receive Times	c	c
DC Time Loop Control controllable by PDI	c	c
DC activation by EEPROM (0x0140[11:10])	-	-
Propagation delay measurement with traffic (BWR/FPWR 0x900 detected at each port)	x	x
LatchSignal state in Latch Status register (0x09AE:0x09AF)	x	x
SyncSignal Auto-Activation (0x0981.3)	x	x
SyncSignal 32 or 64 bit Start Time (0x0981.4)	x	x
SyncSignal Late Activation (0x0981[6:5])	x	x
SyncSignal debug pulse (0x0981.7)	x	x
SyncSignal Activation State 0x0984)	x	x
Reset filters after writing filter depth	x	x
<b>ESC Specific Registers (0x0E00:0x0EFF)</b>		
Product and Vendor ID	x	x
POR Values	-	-

Feature	IP Core Xilinx® V2.04e	IP Core Xilinx V2.04d
FPGA Update (online)	-	-
<b>Process RAM and User RAM</b>		
Process RAM (0x1000 ff.) [KByte]	1-60	1-60
User RAM (0x0F80:0x0FFF)	x	x
Extended ESC Feature Availability in User RAM	x	x
<b>Additional EEPROMs</b>	1-2	1-2
SII EEPROM (I²C)	c (EEPROM of µC used)	c (EEPROM of µC used)
FPGA configuration EEPROM	x	x
<b>LED Signals</b>		
RUN LED	c	c
RUN LED override	c	c
Link/Activity(x) LED per port	x	x
PERR(x) LED per port	-	-
Device ERR LED	c	c
STATE_RUN LED	c	c
<b>Optional LED states</b>		
RUN LED: Bootstrap	x	x
RUN LED: Booting	c	c
RUN LED: Device identification	c	c
RUN LED: loading SII EEPROM	c	c
Error LED: SII EEPROM loading error	c	c
Error LED: Invalid hardware configuration	-	-
Error LED: Process data watchdog timeout	c	c
Error LED: PDI watchdog timeout	c	c
Link/Activity: port closed	-	-
Link/Activity: local auto-negotiation error	-	-
Link/Activity: remote auto-negotiation error	-	-
Link/Activity: unknown PHY auto-negotiation error	-	-
LED test	-	-
<b>Clock supply</b>		
Crystal	-	-
Crystal oscillator	x	x
TX_CLK from PHY	x	x
25ppm clock source accuracy	x	x
Internal PLL	User logic	User logic
<b>Power Supply Voltages</b>	FPGA dep.	FPGA dep.
<b>I/O Voltage</b>	FPGA dep.	FPGA dep.
<b>Core Voltage</b>	FPGA dep.	FPGA dep.
<b>Internal LDOs</b>	-	-
<b>Package</b>	FPGA dep.	FPGA dep.
Size [mm²]	FPGA dep.	FPGA dep.
<b>Original Release date</b>	1/2015	7/2013
<b>Configuration and Pinout calculator (XLS)</b>	-	-
<b>Register Configuration</b>	individual	individual
<b>Complete IP Core evaluation</b>	x	x

Feature	IP Core Xilinx® V2.04e	IP Core Xilinx V2.04d
<b>Example designs/ pre-synthesized time-limited evaluation core included</b>	2/1	4/2
FB1130 Digital I/O	-	x/x
FB1130 SPI	-	x/-
FB1130 PLB®	-	x/-
FB1130 OPB®	-	-
FB1130 PLB2OPB	-	-

Feature	IP Core Xilinx® V2.04e	IP Core Xilinx V2.04d
LX150T PLB2AXI®	x/x	x/x
LX150T Digital I/O	x/-	-
LX150T AXI	-	-
ZC702 AXI	-	-

Table 8: Legend

Symbol	Description
x	available
-	not available
c	configurable
User logic	Functionality can be added by user logic inside the FPGA
red	Feature changed in this version

## 2.2 Registers

An EtherCAT Slave Controller (ESC) has an address space of 64KByte. The first block of 4KByte (0x0000:0x0FFF) is dedicated for registers. The process data RAM starts at address 0x1000, its size is configurable.

Some registers are implemented depending on the configuration.

Table 9 gives an overview of the available registers.

**Table 9: Register availability**

Address	Length (Byte)	Description	IP Core V2.4.0-V2.4.4/ V2.04a-V2.04e			IP Core V2.3.0-V2.3.2/ V2.03a-V2.03d			IP Core V2.2.1/V2.2.0/ V2.02a		
			Register set			Register set			Register set		
			S	M	L	S	M	L	S	M	L
0x0000	1	Type	x	x	x	x	x	x	x	x	x
0x0001	1	Revision	x	x	x	x	x	x	x	x	x
0x0002:0x0003	2	Build	x	x	x	x	x	x	x	x	x
0x0004	1	FMMUs supported	x	x	x	x	x	x	x	x	x
0x0005	1	SyncManagers supported	x	x	x	x	x	x	x	x	x
0x0006	1	RAM Size	x	x	x	x	x	x	x	x	x
0x0007	1	Port Descriptor	x	x	x	x	x	x	x	x	x
0x0008:0x0009	2	ESC Features supported	x	x	x	x	x	x	x	x	x
0x0010:0x0011	2	Configured Station Address	x	x	x	x	x	x	x	x	x
0x0012:0x0013	2	Configured Station Alias	x	x	x	c	c	x	c	c	x
0x0020	1	Write Register Enable	c	c	x	c	c	x	c	c	x
0x0021	1	Write Register Protection	c	c	x	c	c	x	c	c	x
0x0030	1	ESC Write Enable	c	c	x	c	c	x	c	c	x
0x0031	1	ESC Write Protection	c	c	x	c	c	x	c	c	x
0x0040	1	ESC Reset ECAT	c	c	c	c	c	c	c	c	c
0x0041	1	ESC Reset PDI	c	c	c	c	c	c	c	c	c
0x0100:0x0101	2	ESC DL Control	x	x	x	x	x	x	x	x	x
0x0102:0x0103	2	Extended ESC DL Control	x	x	x	r/c	r/c	x	r/c	r/c	x
0x0108:0x0109	2	Physical Read/Write Offset	c	c	x	c	c	x	c	c	x
0x0110:0x0111	2	ESC DL Status	x	x	x	x	x	x	x	x	x
0x0120	5 bits [4:0]	AL Control	x	x	x	x	x	x	x	x	x
0x0120:0x0121	2	AL Control	x	x	x	-	-	-	-	-	-
0x0130	5 bits [4:0]	AL Status	x	x	x	x	x	x	x	x	x
0x0130:0x0131	2	AL Status	x	x	x	-	-	-	-	-	-
0x0134:0x0135	2	AL Status Code	c	x	x	c	x	x	c	x	x
0x0138	1	RUN LED Override	c	c	c	c	c	c	-	-	-
0x0139	1	ERR LED Override	c	c	c	c	c	c	-	-	-

Address	Length (Byte)	Description	IP Core V2.4.0-V2.4.4/ V2.04a-V2.04e			IP Core V2.3.0-V2.3.2/ V2.03a-V2.03d			IP Core V2.2.1/V2.2.0/ V2.02a		
			Register set			Register set			Register set		
			S	M	L	S	M	L	S	M	L
0x0140	1	PDI Control	x	x	x	x	x	x	x	x	x
0x0141	1	ESC Configuration	x	x	x	x	x	x	x	x	x
0x014E:0x014F	2	PDI Information	-	-	-	-	-	-	-	-	-
0x0150	1	PDI Configuration	x	x	x	x	x	x	x	x	x
0x0151	1	DC Sync/Latch Configuration	x	x	x	x	x	x	x	x	x
0x0152:0x0153	2	Extended PDI Configuration	x	x	x	x	x	x	x	x	x
0x0200:0x0201	2	ECAT Event Mask	x	x	x	c	c	x	c	c	x
0x0204:0x0207	4	PDI AL Event Mask	r/c	x	x	r/c	x	x	r/c	x	x
0x0210:0x0211	2	ECAT Event Request	x	x	x	x	x	x	x	x	x
0x0220:0x0223	4	AL Event Request	x	x	x	x	x	x	x	x	x
0x0300:0x0307	4x2	Rx Error Counter[3:0]	x	x	x	x	x	x	x	x	x
0x0308:0x030B	4x1	Forwarded Rx Error counter[3:0]	x	x	x	x	x	x	x	x	x
0x030C	1	ECAT Processing Unit Error Counter	c	c	x	c	c	x	c	c	x
0x030D	1	PDI Error Counter	c	c	x	c	c	x	c	c	x
0x030E	1	PDI Error Code	c	c	x	c	c	x	-	-	-
0x0310:0x0313	4x1	Lost Link Counter[3:0]	c	x	x	c	x	x	c	x	x
0x0400:0x0401	2	Watchdog Divider	r/c	x	x	r/c	x	x	r/c	x	x
0x0410:0x0411	2	Watchdog Time PDI	c	x	x	c	x	x	c	x	x
0x0420:0x0421	2	Watchdog Time Process Data	x	x	x	x	x	x	x	x	x
0x0440:0x0441	2	Watchdog Status Process Data	x	x	x	x	x	x	x	x	x
0x0442	1	Watchdog Counter Process Data	c	c	x	c	c	x	c	c	x
0x0443	1	Watchdog Counter PDI	c	c	x	c	c	x	c	c	x
0x0500:0x050F	16	SII EEPROM Interface	x	x	x	x	x	x	x	x	x
0x0510:0x0515	6	MII Management Interface	c	c	c	c	c	c	c	c	c
0x0516:0x0517	2	MII Management Access State	c	c	c	c	c	c	c	c	c
0x0518:0x051B	4	PHY Port Status[3:0]	c	c	c	c	c	c	c	c	c
0x0600:0x06FC	16x13	FMMU[15:0]	0- 8	0- 8	0- 8	0- 8	0- 8	0- 8	0- 8	0- 8	0- 8
0x0800:0x087F	16x8	SyncManager[15:0]	0- 8	0- 8	0- 8	0- 8	0- 8	0- 8	0- 8	0- 8	0- 8
0x0900:0x090F	4x4	DC – Receive Times[3:0]	rt	rt	rt	rt	rt	rt	rt	rt	rt
0x0910:0x0917	8	DC – System Time	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x0918:0x091F	8	DC – Receive Time EPU	dc	dc	dc	dc	dc	dc	dc	dc	dc

Address	Length (Byte)	Description	IP Core V2.4.0-V2.4.4/ V2.04a-V2.04e			IP Core V2.3.0-V2.3.2/ V2.03a-V2.03d			IP Core V2.2.1/V2.2.0/ V2.02a		
			Register set S	M	L	Register set S	M	L	Register set S	M	L
0x0920:0x0935	24	DC – Time Loop Control Unit	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x0936	1	DC – Receive Time Latch mode	-	-	-	-	-	-	-	-	-
0x0980	1	DC – Cyclic Unit Control	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x0981	1	DC – Activation	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x0982:0x0983	2	DC – Pulse length of SyncSignals	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x0984	1	DC – Activation Status	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x098E:0x09A7	26	DC – SYNC Out Unit	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x09A8	1	DC – Latch0 Control	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x09A9	1	DC – Latch1 Control	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x09AE	1	DC – Latch0 Status	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x09B0:0x09B7	8	DC – Latch0 Positive Edge	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x09B8:0x09BF	8	DC – Latch0 Negative Edge	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x09C0:0x09C7	8	DC – Latch1 Positive Edge	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x09C7:0x09CF	8	DC – Latch1 Negative Edge	dc	dc	dc	dc	dc	dc	dc	dc	dc
0x09F0:0x09F3 0x09F8:0x09FF	12	DC – SyncManager Event Times	c	c	c	c	c	c	c	c	c
0x0E00:0x0E03	4	Power-On Values (Bits)	-	-	-	-	-	-	-	-	-
0x0E00:0x0E07	8	Product ID	x	x	x	x	x	x	x	x	x
0x0E08:0x0E0F	8	Vendor ID	x	x	x	x	x	x	x	x	x
0x0F00:0x0F03	4	Digital I/O Output Data	io	io	io	io	io	io	io	io	io
0x0F10:0x0F17	8	General Purpose Outputs [Byte]	0-8	0-8	0-8	0-8	0-8	0-8	0-8	0-8	0-8
0x0F18:0x0F1F	8	General Purpose Inputs [Byte]	0-8	0-8	0-8	0-8	0-8	0-8	0-8	0-8	0-8
0x0F80:0x0FFF	128	User RAM	x	x	x	x	x	x	x	x	x
0x1000:0x1003	4	Digital I/O Input Data	io	io	io	io	io	io	io	io	io
0x1000 ff.		Process Data RAM [Kbyte]	1-60	1-60	1-60	1-60	1-60	1-60	1-60	1-60	1-60

Table 10: Legend

Symbol	Description
x	Available
-	Not available
r	Read only
c	Configurable
dc	Available if Distributed Clocks with all Sync/Latch signals are enabled
rt	Available if Receive Times or Distributed Clocks are enabled (always available for 3-4 ports)
io	Available if Digital I/O PDI is selected
red	Register changed in this version

2.3 Extended ESC Features in User RAM

Table 11: Extended ESC Features (Reset values of User RAM – 0x0F80:0x0FFF)

Bit	Description	small	medium	large
7:0	Number of extended feature bits	142		
	IP Core extended features:	0: Not available		
		1: Available		
		c: Configurable		
8	Extended DL Control Register (0x0102:0x0103)	1	1	1
9	AL Status Code Register (0x0134:0x0135)	c	1	1
10	ECAT Interrupt Mask (0x0200:0x0201)	c	c	1
11	Configured Station Alias (0x0012:0x0013)	1	1	1
12	General Purpose Inputs (0x0F18:0x0F1F)	c	c	c
13	General Purpose Outputs (0x0F10:0x0F17)	c	c	c
14	AL Event Mask (0x0204:0x0207)	c	1	1
15	Physical Read/Write Offset (0x0108:0x0109)	c	c	1
16	Watchdog divider writeable (0x0400:0x04001) and Watchdog PDI (0x0410:0x0f11)	c	1	1
17	Watchdog counters (0x0442:0x0443)	c	c	1
18	Write Protection (0x0020:0x0031)	c	c	1
19	Reset (0x0040:0x0041)	c	c	c
20	Reserved	0	0	0
21	DC SyncManager Event Times (0x09F0:0x09FF)	c	c	1
22	ECAT Processing Unit/PDI Error Counter (0x030C:0x030D)	c	c	1
23	EEPROM Size configurable (0x0502.7): 0: EEPROM Size fixed to sizes up to 16 Kbit 1: EEPROM Size configurable	1	1	1
24	Reserved	1	1	1
25	Reserved	0	0	0
26	Reserved	0	0	0
27	Lost Link Counter (0x0310:0x0313)	c	1	1
28	MII Management Interface (0x0510:0x0515)	c	c	c
29	Enhanced Link Detection MII	c	c	c
30	Enhanced Link Detection EBUS	0	0	0
31	Run LED (DEV_STATE LED)	c	c	c
32	Link/Activity LED	1	1	1
33	Reserved	0	0	0
34	Reserved	1	1	1
35	Reserved	1	1	1
36	Reserved	0	0	0
37	Reserved	1	1	1
38	DC Time loop control assigned to PDI	c	c	c
39	Link detection and configuration by MI	c	c	c
40	MI control by PDI possible	1	1	1
41	Automatic TX shift	c	c	c
42	EEPROM emulation by µController	c	c	c
43	Reserved	0	0	0

Bit	Description	small	medium	large
44	Reserved	0	0	0
45	Reserved	0	0	0
46	Reserved	0	0	0
47	Reserved	0	0	0
48	Reserved	0	0	0
49	Reserved	0	0	0
50	ERR LED, RUN/ERR LED Override	0	0	0
others	Reserved	0	0	0



### 3 IP Core Installation

#### 3.1 Installation on Windows PCs

##### 3.1.1 System Requirements

The system requirements of the Xilinx Design tools are applicable. The EtherCAT IP Core configuration tool has these additional requirements:

- Microsoft .NET Framework 2.0 (available from Microsoft, <http://www.microsoft.com>)

##### 3.1.2 Installation

For installation of the EtherCAT IP Core on your system run the setup program

*“EtherCAT IP core for Xilinx FPGAs <version> Setup.exe”*

and follow the instructions of the installation wizard.

The EtherCAT IP Core, example designs, and documentation are typically installed in the directory

*C:\BECKHOFF\ethercat\_<version>*

This folder is further referenced to as *<IPInst\_dir>*.




Figure 4: Files installed with EtherCAT IP Core setup

## 3.2 Installation on Linux PCs

### 3.2.1 System Requirements

The system requirements of the Xilinx Design tools are applicable. The EtherCAT IP Core configuration tool has these additional requirements<sup>1</sup>:

- Mono 1.2.6 or higher (software for running Microsoft .NET Framework programs, available at <http://www.mono-project.com>)

### 3.2.2 Installation

For installation of the EtherCAT IP Core extract the archive to any folder on your Linux PC (same contents as on windows PCs):

1. Create installation directory, , e.g. `/opt/beckhoff/`:  
# `mkdir /opt/beckhoff`
2. Change to installation directory  
# `cd /opt/beckhoff`
3. Copy EtherCAT IP Core archive to installation folder
4. Extract the EtherCAT IP Core:  
# `tar -xf EtherCAT_IP_core_for_Xilinx_FPGAs_<version>_Linux_<region>.tar.gz` ↴
5. Continue with the following installation chapters.

The folder

`ethercat_<version>`

created inside this directory is further referenced to as `<IPInst_dir>`.

## 3.3 Files located in the lib folder

Table 12: Contents of lib folder

File name	Description
EtherCAT_CLK.vhd	Example EtherCAT clock supply
EtherCAT_IPCore.vhd	Encrypted EtherCAT IP Core source code
EtherCAT_Reset.vhd	Example EtherCAT reset supply
pk_ECATOR_VENDORID_<company>_Xilinx_RSA.vhd	Vendor ID package (added during installation, not part of setup)
rsa_ethercat_base_pvt.pem	RSA decryption key for Vendor ID package
rsa_ethercat_ip_<version>_<type>_pvt.pem	RSA decryption key for EtherCAT IP Core
The full version of EtherCAT_IPCore.vhd was installed.txt or The evaluation version of EtherCAT_IPCore.vhd was installed.txt	Name of this empty text file indicates which version of EtherCAT_IPCore.vhd is present in this folder

<sup>1</sup> Not all of these variants have been tested with the EtherCAT IP core.

### 3.4 License File

The license file for the EtherCAT IP Core (`iptb_ethercat_ipcore_<version>_flexlm.lic`) has to be made available to the Xilinx tools. The EtherCAT IP Core can only be used with a license file.

There are two options:

1. In Xilinx ISE select “Help – Manage License...” from the menu, and press the “Copy License...” button in the Manage Xilinx Licenses tab. Select the license file you have received from Beckhoff. This will copy the license file to  
    `C:\Xilinx\`  
on Windows PCs (please note the dot before Xilinx), or  
    `<HOME directory>\.Xilinx\`  
on Linux PCs
2. Add the path of the license file to the `LM_LICENSE_FILE` environment variable (separated by a semicolon). This variable can also be set from the Xilinx License Configuration Manager.

For further information regarding license setup, refer to the Xilinx IP licensing help [http://www.xilinx.com/ipcenter/ip\\_license/ip\\_licensing\\_help.htm](http://www.xilinx.com/ipcenter/ip_license/ip_licensing_help.htm).

NOTE: Take care that the local EtherCAT IP Core license occurs before any license servers, otherwise the synthesis might be subject to extreme slow-down.

The license version for major updates to the EtherCAT IP Core will be changed, i.e., a new license has to be requested from BECKHOFF to use the updates. Such a new license will not cover previous IP Core versions, thus both old and new license have to be installed if old and new IP Core versions are used in parallel.

### 3.5 IP Core Vendor ID Package

The Vendor ID Package (VHDL file) is part of the EtherCAT IP Core source code, and it contains your company's unique vendor ID. The vendor ID package is not part of the IP Core setup, it is delivered separately.

Copy the IP Core Vendor ID package (`pk_ECAT_VENDORID_<company>_Xilinx.vhd`) to the lib folder in the IP Core Directory.

```
<IPInst_dir>\lib
```

The IP Core Vendor ID package is also necessary for completion of the example designs. Execute

```
<IPInst_dir>\example_designs\addvendor.cmd    (addvendor.sh for Linux PCs)
```

to copy the Vendor ID package into the example designs. Alternatively, you can rename your Vendor ID package it to `pk_ECAT_VENDORID.vhd` and copy it into these folders:

- `<IPInst_dir>\example_designs\LX150T_DIGI`
- `<IPInst_dir>\example_designs\LX150T_PLB\pcores\plb_ethercat_user_<version>\hdl\vhdl`

The steps of integrating the IP Core Vendor ID package into the IP Core installation folder and into the example designs can also be performed by the EtherCAT IP Core Setup program (Windows PCs only). Just check the appropriate option and select the path to your

```
pk_ECAT_VENDORID_<company>_Xilinx.vhd
```

file, and the Setup program will perform all necessary steps.

A vendor ID package is required for both evaluation and full license. It is recommended to use an evaluation vendor ID (package) for evaluation, and the original vendor ID for production. The evaluation vendor ID is beginning with “0xE.....” and ends with the original vendor ID digits. Evaluation vendor IDs cannot pass the EtherCAT conformance tests.

### 3.6 RSA Decryption Keys

The Xilinx XST synthesis flow requires two decryption keys for decrypting the EtherCAT IP Core during synthesis. These two keys can be found in the `<IPInst_dir>\lib` folder of the IP core installation:

- `rsa_ethercat_base_pvt.pem`
- `rsa_ethercat_ip_<version>_eval_pvt.pem` (Evaluation of the EtherCAT IP Core)  
or  
`rsa_ethercat_ip_<version>_full_pvt.pem` (Full version of the EtherCAT IP Core)

These keys have to be copied to the application folder of your user profile:

`%APPDATA%\RSA`<sup>2</sup> (Windows)  
or  
`$HOME/.rsa/` (Linux)

or they can be copied into the design tool installation folders (available to all users):

`ISE_DS\ISE\data` (ISE)  
`ISE_DS\PlanAhead\tps\isl` (PlanAhead)  
`Vivado\<version>\tps\isl` (Vivado)

On Windows, all this is automatically performed during IP Core installation (except for Vivado).

### 3.7 Environment Variable

If you use the EDK, the following environment variable should be set:

`ETHERCAT_XIL_INST = <IPInst_dir>`

Example:

`ETHERCAT_XIL_INST = C:\BECKHOFF\ethercat-<version>`

This allows the configuration tool to locate all necessary files for completing a user configured IP Core. You can select to set the environment variable by EtherCAT IP Core Setup program (Windows PCs only).

<sup>2</sup> E.g., `C:\users\<name>\AppData\Roaming\RSA` (Windows 7 english) or  
`C:\Benutzer\<name>\AppData\Roaming\RSA` (Windows 7 german) or  
`C:\Documents and Settings\<name>\Application Data\RSA` (Windows XP english) or  
`C:\Dokumente und Einstellungen\<name>\Anwendungsdaten\RSA` (Windows XP german)

### 3.8 Integrating the EtherCAT IP Core into the Xilinx Designflow

### 3.9 Software Templates for example designs with Microblaze processor (EDK)

Software example templates are available for example designs with Microblaze processor. The templates have to be copied to your EDK installation folder.

Copy everything inside the templates folder

```
<IPInst_Dir>\example_designs\SDK_application_templates
```

to your EDK installation folder

```
<Xilinx installation folder>\SE_DS\EDK\sw\lib\sw_apps\
```

On Windows, the IP Core installation tries to identify EDK installations and integrates the templates automatically.

For stand-alone SDK installations, copy the templates to your SDK installation folder:

```
<SDK installation folder>\sw\lib\sw_apps
```

### 3.10 EtherCAT Slave Information (ESI) / XML device description for example designs

If you want to use the example designs, add the ESI to your EtherCAT master/EtherCAT configuration tool/network configurator.

The ESI is located at

```
<IPInst_dir>\example_designs\EtherCAT_Device_Description\BECKHOFF ET1815.xml
```

If you are using TwinCAT, add the ESI to the appropriate folder of your TwinCAT installation before the System Manager is started:

- TwinCAT 2: <TwinCAT installation folder>\o\EtherCAT
- TwinCAT 3: <TwinCAT installation folder>\<TwinCAT version>\Config\o\EtherCAT

## 4 IP Core Usage

### 4.1 IPCore\_Config Tool

This chapter explains how to configure your own EtherCAT IP Core using the IPCore\_Config tool. The IPCore\_Config tool is used for configuration of the EtherCAT IP Core. The output of the tool is a VHDL wrapper for the EtherCAT IP Core library file. The wrapper file makes only those interfaces visible which were selected by the user, and it configures the EtherCAT IP Core using generics as desired. The EtherCAT IP Core library file contains the encrypted source code with the EtherCAT functionality.

A synthesizable EtherCAT IP Core consists of the user generated VHDL wrapper, the EtherCAT IP Core library file, and the vendor ID package (*pk\_ECATORID.vhd*). These files, together with a DCM or PLL, represent the minimum source set for a fully functional EtherCAT slave. Typically, additional user logic is added inside the FPGA.

1. Configure your IP Core with IPCore\_Config.exe  
Start *IPCore\_Config.exe* located in the directory *<IPInst\_dir>VPCore\_Config*  
On Linux PCs, Start the IP Core configuration tool using mono:

```
# mono IPCore_Config.exe
```

2. Enter a design name and folder, or browse for a folder and enter the new design name in the file dialog.
3. Press "Continue"




Figure 5: IPCore\_Config Open Menu

4. Configure the EtherCAT IP Core. See chapter 5 for configuration options.
5. Generate IP Core by pressing the Generate button if configuration is complete




Figure 6: IP Core generation successful

The tool will generate three files (unless OPB or PLB PDI are configured):

- The VHDL wrapper for the user configured IP core (*<design name>.vhd*)

- A VHDL package which contains the component declaration of the IP Core (*pk\_<design name>\_comp.vhd*)  
Add the component declaration inside this file to any VHDL architecture that instantiates the IP Core wrapper, or directly include the package.
  - A settings file with all the configurations from the IPCore\_Config Tool (*<design name>.eccnf*).  
This file can be opened by the IPCore\_Config tool for changes and updates.
6. Open Xilinx ISE
  7. Add the EtherCAT IP Core sources to your ISE project:
 

<i>EtherCAT_IPCore.vhd</i>	EtherCAT IP Core Library
<i>&lt;design_name&gt;.vhd</i>	Wrapper generated by IPCore_Config tool
<i>pk_ECAT_VENDORID.vhd</i>	Your specific vendor ID package
  8. Add a clock source, a reset controller, and constraints, as well as additional user logic.
  9. Implement (synthesize) the design and download it to an FPGA. Use an EtherCAT master to communicate with the EtherCAT slave. The EtherCAT slave requires an SII EEPROM (or another non-volatile storage) which contains the EtherCAT Slave Information (ESI) for device identification.

## 4.2 EDK designs with EtherCAT IP Core

The EtherCAT IP Core can also be integrated into a System on a Programmable Chip (SOPC) with a processor inside the FPGA (e.g., Xilinx MicroBlaze processor). The EtherCAT IP Core and the processor can communicate via a PLB or OPB on-chip bus system.

The Xilinx Environment Development Kit (EDK) is used for building an SOPC including the EtherCAT IP Core.

1. Create an EDK project using Xilinx EDK.
2. Create a folder called *pcores* in the EDK project folder (next to *system.xmp*) if there is not already one.
3. Start IPCore\_Config.exe located in the directory *<IPInst\_dir>IPCore\_Config*
4. Browse to the *pcores* folder and enter a new design name for your EtherCAT IP Core.
5. Configure the IP Core with a PLB or OPB PDI.
6. Generate IP Core by pressing the Generate button if configuration is complete.  
The tool will generate an IP for the Xilinx EDK containing these files:
  - *<design name>.eccnf* contains the configuration
  - *<design name>\_<version>* folder tree for the EDK with the following files in it:
    - *data\<design name>\_v2\_1\_0.mpd* is the SOPC IP core Microprocessor Peripheral Definition
    - *data\<design name>\_v2\_1\_0.pao* is the SOPC IP core Peripheral Analyze Order
    - *hdl\vhdl\<design name>.vhd* is the VHDL wrapper for the user configured IP core
    - *doc\pk\_<design name>\_comp.vhd* is the component declaration package of the IP Core
 The tool will also copy some files from the EtherCAT IP installation folder to the folder tree:
  - *hdl\vhdl\EtherCAT\_IPCore.vhd* is the EtherCAT IP Core
  - *hdl\vhdl\pk\_ECAT\_VENDORID.vhd* is your Vendor ID package
  - other IP core documentation is copied to the *doc* folder

The last files can only be found and copied by the IPCore\_Config tool if the ETHERCAT\_XIL\_INST environment variable is set correctly to point to *<IPInst\_dir>*, otherwise these files have to be added manually. The IPCore\_Config tool gives advice if this happens

7. In Xilinx EDK, rescan the user repositories (menu Project – Rescan User Repositories) after each update of the EtherCAT IP Core.

- Now you can find your user configured EtherCAT IP Core in the IP Catalog for adding it to the system:




Figure 7: EDK – Overview

- You can optionally configure some of the IP Core features without IPCore\_Config inside the EDK. Select "Configure IP" in the context menu.




Figure 8: EDK – Configuration of IP Core

In the upcoming dialog you can configure all the functions, which are not directly related to the I/O signals of the Core.

Note:

Changes made in this dialog will not be reflected in the .eccnf configuration file for IPCore\_Config, they are only saved in the .mpd file. Updating the IP configuration using IPCore\_Config will overwrite the .mpd file and you will lose changes made in this dialog. This feature is only recommended for experienced users.






Figure 9: EDK – Configuration Dialog

10. Assign addresses to the EtherCAT IP Core. The tab "Addresses" in the "System Assembly View" shows the internal addresses of the IP Cores. Press the Generate Addresses button to automatically assign addresses.

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name	Lock
microblaze_0's Address Map							
dlmb_cntlr	C_BASEADDR	0x00000000	0x00003FFF	16K	SLMB	dlmb	
ilmb_cntlr	C_BASEADDR	0x00000000	0x00003FFF	16K	SLMB	ilmb	
xps_gpio_0	C_BASEADDR	0x81400000	0x8140FFFF	64K	SPLB	mb_plb	
debug_module_0	C_BASEADDR	0x84400000	0x8440FFFF	64K	SPLB	mb_plb	
plb_ethercat_user_0	C_BASEADDR	0xcd000000	0xcd00ffff	64K	SPLB	mb_plb	

Figure 10: EDK – System Assembly View, Addresses tab

Note:

If you have added a new IP Core, you can generate or set the internal addresses. The EtherCAT IP core needs at least 64 Kbyte address space. Larger sizes will result in less address decoding logic.

11. The tab "Ports" in the "System Assembly View" shows the connection signals. Connect the EtherCAT IP Core to other IP and external FPGA pins.

Name	Net	Direction	Range	Class	Reset Polarity	Sensitivity
External Ports						
dlmb						
ilmb						
mb_plb						
microblaze_0						
lmb_bram						
dlmb_cntlr						
ilmb_cntlr						
debug_module_0						
plb_ethercat_user_0						
CLK25	clk_25_0000MHz	I		CLK		
CLK100	clk_100_0000MHz	I		CLK		
PROM_SIZE	PROM_SIZE	I				
PROM_DATA	PROM_DATA	IO				
nMII_LINK0	nMII_LINK0	I				
MII_RX_CLK0	MII_RX_CLK0	I				
MII_RX_DV0	MII_RX_DV0	I				
MII_RX_DATA0	MII_RX_DATA0	I	[3:0]			
MII_RX_ERR0	MII_RX_ERR0	I				
nMII_LINK1	nMII_LINK1	I				
MII_RX_CLK1	MII_RX_CLK1	I				
MII_RX_DV1	MII_RX_DV1	I				
MII_RX_DATA1	MII_RX_DATA1	I	[3:0]			
MII_RX_ERR1	MII_RX_ERR1	I				
PHY_OFFSET_VEC	net_gnd	I	[4:0]			
MDIO	MDIO	IO				
PDI_EMULATION	net_gnd	I				
PROM_CLK	PROM_CLK	O				
LINK_ACT	LINK_ACT	O	[1:0]			
MII_TX_ENA0	MII_TX_ENA0	O				
MII_TX_DATA0	MII_TX_DATA0	O	[3:0]			
MII_TX_ENA1	MII_TX_ENA1	O				
MII_TX_DATA1	MII_TX_DATA1	O	[3:0]			
MCLK	MCLK	O				
LED_RUN	LED_RUN	O				
PDI_PLB_IRQ_MAIN	IRQ_ESC	O		INTER...		LEVEL_HIGH
PDI_SOF	No Connection	O				
PDI_EOF	No Connection	O				
PDI_WD_TRIGGER	No Connection	O				
PDI_WD_STATE	No Connection	O				
xps_gpio_0						
clock_generator_0						
proc_sys_reset_0						

Figure 11: EDK – System Assembly View, Ports tab

12. Generate Bitstream:  
Result is the file "system.bit" in the *implementation* folder of the EDK project. This configuration file only includes the hardware parts of the design, without software for the processor.
13. Create and build a software application (Export Design – Export & Launch SDK)
14. Update Bitstream with software program information  
(EDK – Device Configuration – Update Bitstream)  
→ Result is the file "download.bit" (= "system.bit" + "<software application>.elf") in the *implementation* folder of the EDK project.
15. Download the design into your FPGA:
  - a) Download temporarily into the volatile configuration memory of the FPGA via JTAG-Interface:  
EDK – Device Configuration – Download Bitstream
  - b) Download permanently into the non-volatile configuration SPI flash via JTAG-Interface and indirect SPI flash configuration using Xilinx IMPACT.

### 4.3 Vivado designs with EtherCAT IP Core

There are two basic kinds of implementing the EtherCAT IP core using Vivado:

The first option is characterized by placing the EtherCAT IP core outside of a block design. All IPs are connected inside the block design except for the EtherCAT IP. The AXI connection for the EtherCAT IP is an external connection of the block design. The block design is instantiated on a top-level HDL file, which also instantiates the EtherCAT IP Core.

The second option is to use the output files of the IPCore\_Config tool as input sources for an individual IP packed with the Xilinx IP Packager. In this case, the EtherCAT IP gets another wrapper generated by the IP Packager. The packed IP is added to the block design and connected to other IP.

## 5 IP Core Configuration




Figure 12: EtherCAT IP Core Configuration Interface

### Parameters pane (top)

The configuration options for the EtherCAT IP Core are available in the IP Core parameters pane at the top.

### Message pane (bottom)

In the lower box additional information like warnings, errors, and EEPROM configuration recommendations are displayed.

### ETHERCAT\_XIL\_INST (status line)

The status line displays the current ETHERCAT\_XIL\_INST environment variable, which points to the EtherCAT IP Core installation directory with the required source files.

### 5.1.1 Product ID tab




Figure 13: Product ID tab

#### PRODUCT\_ID input in decimal groups

The Product ID can be chosen freely and is for vendor issues. It can be read out in register 0x0E08:0x0E0F.

The PRODUCT\_ID has to be entered in decimal format as a number between 0 and 65535 for each of the four 16 bit fields (representing a 16 bit part of the 64 bit Product ID each).

The Product ID is meant to identify special configurations of the IP Core. It does not have to reflect the EtherCAT slave product code, which is part of the EEPROM/XML device description.

## 5.1.2 Physical Layer tab




Figure 14: Physical Layer tab

### Communication Ports

The number of communication ports by default is two. As PHY interface MII (1, 2, or 3 ports) or RMII (1 or 2 ports only) can be selected. It is recommended to use MII as for accuracy of the distributed clocks is much better with MII.

### PHY Management Interface

The PHY Management Interface function can be selected or deselected. If it deselected, the other MII Configuration options are not available.

### TX Shift

Automatic or manual TX Shift is available if TX Shift is selected. TX Shift delays MII TX signals to comply to Ethernet PHY setup and hold timing. Automatic TX Shift uses the TX\_CLK signals of the PHYs to detect appropriate TX Shift settings automatically. Manual TX Shift configuration allows for delaying the MII TX signals by 0, 10, 20, or 30 ns.

### LINK state and PHY configuration through MI

MI link detection and configuration is available if checked. Ethernet PHYs are configured and link status is polled via the MII Management Interface. Enhanced link detection has to be activated if MI link detection and configuration is used and the nMII\_LINK0/1/2 signals are not used.

### Enhanced link detection

Enhanced MII link detection is a mechanism of informing link partners of receive errors.

### Tristate Driver inside core (EEPROM/MI)

If selected tri-state drivers of the core are used for access to EEPROM and PHY Management signals.

This function should not be enabled when the OPB/PLB Process Data Interface is used. This is also marked in the output window at the bottom.

### 5.1.3 Internal Functions tab




Figure 15: Internal Functions tab

#### FMMUs

Number of FMMU instances. Between 0 and 8 FMMUs are possible.

#### SyncManager

Number of SyncManager instances. Between 0 and 8 SyncManagers are possible.

#### Process Data RAM

The size of the Process data memory can be determined in this dialog. Minimum memory size is 1 KByte, maximum memory size is 60 KByte.

#### Receive Times enabled

The Distributed Clocks receive time feature for propagation delay calculation can be enabled without using all DC features. They will be automatically enabled for configurations with 3 ports.

#### Distributed Clocks enabled

The Distributed Clocks feature comprises synchronized distributed clocks, receive times, SyncSignal generation, and LatchSignal time stamping.

#### Distributed Clocks Width

The width of the Distributed Clocks can be selected to be either 32 bit or 64 bit. DC with 64 bit require more FPGA resources. DC with 32 bit and DC with 64 bit are interoperable.

#### Cyclic pulse length

Determines the length of SyncSignal output (register 0x0982:0x0983).

#### Mapping to global IRQ

Sync0 and Sync1 can additionally be mapped internally to the global IRQ. This might be a good solution if a microcontroller interface is short on IRQs. However, the sync signals will remain available on Sync0 and Sync1 outputs.

### 5.1.4 Feature Details tab




Figure 16: Feature Details tab

#### Base Feature Set (current feature set)

Depending on the IP Core functionality that should be implemented and the available resources (LEs) in the FPGA, the internal features can be chosen. Three feature presets are available: small, medium and large. Based upon these presets, additional functions can be enabled on this tab.

#### Read/Write Offset

Physical Read/Write Offset (0x00108:0x0109) is available if checked.

#### Write Protection

Register write protection and ESC write protection (0x0020:0x0031) are available if checked.

#### AL Status Code Register

AL Status Code register (0x0134:0x0135) is available if checked.

#### Extended Watchdog

Watchdog Divider (0x0400:0x0401) is configurable and PDI Watchdog (0x0410:0x0411, and 0x0100.1) is available if checked.

#### AL Event Mask Register

AL Event Mask register (0x0204:0x0207) is available if checked.

#### Watchdog Counter

Watchdog Counters (0x0442:0x0443) are available if checked. Watchdog Counter PDI is only used if Extended Watchdog feature is selected.

#### System Time PDI controlled

Distributed Clocks Time Loop Control Unit is controlled by PDI ( $\mu$ Controller) if selected. EtherCAT access is not possible. Used for synchronization of secondary EtherCAT busses.



**SyncManager Event Times**

Distributed Clocks SyncManager Event Times (0x09F0:0x09FF) are available if checked. Used for debugging SyncManager interactions.

**EPU and PDI Error Counter**

EtherCAT Processing Unit (EPU) and PDI Error counters (0x030C:0x030D) are available if checked.

**Lost Link Counter**

Lost Link Counters (0x0310:0x0313) are available if checked.

**EEPROM Emulation by PDI**

EEPROM is and has to be emulated by a  $\mu$ Controller with access to a NVRAM. I<sup>2</sup>C EEPROM is not necessary if EEPROM Emulation is activated, I<sup>2</sup>C interface is deactivated. Only usable with PDIs for  $\mu$ Controller connection.

**RESET slave by ECAT/PDI**

The reset registers (0x0040:0x0041) and the RESET\_OUT signal is available if this feature is checked.

**RUN LED (Dev\_State)**

RUN LED output (DEV\_STATE) indicates AL Status (0x0130) if activated. Otherwise RUN LED has to be controlled by a  $\mu$ Controller. Always activated if no PDI is selected or if Digital I/O PDI is selected.


**Extended RUN/ERR LED**

Support for ERR LED and STATE LED, direct control of RUN/ERR LED via RUN/ERR LED Override register (0x0138:0x0139).

### 5.1.5 Process Data Interface tab

Several interfaces between ESC and the application are available:

- Digital I/O
- 8 Bit asynchronous  $\mu$ Controller
- 16 Bit asynchronous  $\mu$ Controller
- SPI slave
- PLB v4.6 on-chip bus
- OPB on-chip bus (deprecated, use only for legacy projects)
- General Purpose I/O



**Figure 17: Available PDI Interfaces**

The PDI can be selected from the pull down menu. After selection settings for the selected PDI are shown and can be changed.

### 5.1.5.1 No Interface and General Purpose I/O

If there is no interface selected no communication with the application is possible (except for general purpose I/O).




Figure 18: Register Process Data Interface

#### Number of GPIOs

General purpose I/O signals can be added to any selected PDI. The number of GPIO bytes is configurable to 0, 1, 2, 4, or 8 Bytes. Both general purpose outputs and general purpose inputs of the selected width are available.

### 5.1.5.2 Digital I/O Configuration

The Digital I/O PDI supports up to 4 Bytes of digital I/O signals. Each byte can be assigned as input or output byte.




Figure 19: Register PDI – Digital I/O Configuration

#### Number of digital I/Os

Total number of I/Os. Possible values are 1, 2, 3 or 4 Bytes.

#### Port Configuration

Defining byte-wise if digital I/Os are used as input or output byte

#### Input Mode

Defines the latch signal which is used to take over input data.

- Latch at SOF (Start of Frame)  
The inputs are latched just before the data have to be written in the frame.
- Latch with ext. signal  
Connected to DIGI\_LATCH\_IN. Application controls latching
- Latch at Dist-Sync0  
Latch input data with distributed clock Sync0 signal
- Latch at Dist-Sync1  
Latch input data with distributed clock Sync1 signal

#### Output Mode

Defines the trigger signal for data output.

- Output at EOF (End of Frame)  
The outputs will be set if the frame containing the data is received complete and error free.
- Output at Dist-Sync0  
Outputs will be set with Sync0 signal if distributed clocks are enabled.
- Output at Dist-Sync1  
Outputs will be set with Sync1 signal if distributed clocks are enabled.

### 5.1.5.3 $\mu$ Controller Configuration (8/16Bit)

The 8/16 Bit  $\mu$ Controller interface is an asynchronous parallel interface for  $\mu$ Controllers. The difference between 8 and 16 bit interface is the extended data bus and the BHE signal which enables access to the upper byte.




Figure 20: Register PDI –  $\mu$ C-Configuration

#### Busy Configuration

Electrical definition of the busy signal driver

#### Read BUSY delayed

Delay the output of the BUSY signal by ~20 ns (refer to register 0x00152.0).

#### Interrupt Configuration

Electrical definition of the interrupt signal driver

#### Write on falling edge


Start write access earlier with falling edge of nWR. Single write accesses will become slower, but maximum write access time becomes faster.

#### Tristate driver for data bus inside core

If Tristate drivers for the data bus should be integrated into the IP Core already activate the check box.

### 5.1.5.4 SPI Configuration

The SPI interface is a serial slave interface for  $\mu$ Controllers.



**Figure 21: Register PDI – SPI Configuration**

#### SPI Mode

The SPI mode determines the SPI timing. Refer to SPI PDI description for details. Mode 3 is recommended for slave sample code.

#### Late Sample

The Late Sample configuration determines the SPI timing. Refer to SPI PDI description for details. It is recommended to leave this unchecked for slave sample code.

#### Interrupt Configuration

SPI\_IRQ output driver configuration.

#### Polarity of SPI\_SEL

SPI\_SEL signal polarity.

#### Tristate driver for SPI\_DO inside core

Include tri-state driver for SPI Data Out. With tri-state driver, SPI\_DO is either driven actively or high impedance output.

### 5.1.5.5 Processor Local Bus (PLB) Configuration

The PLB v4.6 PDI connects the IP Core with a PLB Master (e.g. Xilinx MicroBlaze™). The data bus with is 32 bit, and the address bus is also 32 bit wide.




Figure 22: Register PDI – PLB Interface Configuration

#### Interrupt type

Select the usage type of the interrupt signal (level or edge). Since the main interrupt can have different sources, a level based interrupt is typically required.

#### Tristate driver inside XPS project (EEPROM/MI)

This option is available if the Tristate drivers are not integrated in the core (Physical Layer tab). It allows to export the IN/OUT/ENA tristate signals to higher levels above the XPS, or implement the tristate driver in the XPS.

This additional option is offered in the “Configure IP” dialog of the EtherCAT IP Core instance inside EDK.

### 5.1.5.6 On-Chip Peripheral Bus (OPB) Configuration

The OPB PDI connects the IP Core with an OPB Master (e.g. Xilinx MicroBlaze). The data bus with is 32 bit, and the address bus is also 32 bit wide.




Figure 23: Register PDI – OPB Interface Configuration

#### Interrupt type

Select the usage type of the interrupt signal (level or edge). Since the main interrupt can have different sources, a level based interrupt is typically required.

#### Data Bus Width of smallest Bus Master

Data bus width of the OPB, counted in bytes (1, 2, or 4 Bytes).

#### Bus Clock Multiplier

Bus Clock Multiplier ( $n \cdot 25\text{MHz}$ ) gives the frequency of the OPB bus clock for communication between ESC and the OPB master.

#### Tristate driver inside XPS project (EEPROM/MII)

This option is available if the Tristate drivers are not integrated in the core (Physical Layer tab). It allows to export the IN/OUT/ENA tristate signals to higher levels above the XPS, or implement the tristate driver in the XPS.

This additional option is offered in the “Configure IP” dialog of the EtherCAT IP Core instance inside EDK.



## 6 Example Designs

Example designs are available for:

- Avnet Xilinx Spartan-6 LX150T Development Kit with MII and Digital I/O PDI
- Avnet Xilinx Spartan-6 LX150T Development Kit with MII, PLB-to-AXI bridge, and Microblaze processor

The EtherCAT master uses an XML file which describes the device and its features. The XML device description file for all example designs and its schema can be found in the installation directory.

```
<IPInst_dir>\example_designs\EtherCAT_Device_Description\
```

Projects have to be compiled and then can be loaded to the SPI configuration devices of the evaluation board.

The EtherCAT IP core example design resource consumption figures for the PLB design are based on EtherCAT IP Core for Xilinx FPGAs Version 2.04a and Xilinx ISE 12.4.

The EtherCAT IP core example design resource consumption figures for the Digital I/O design are based on EtherCAT IP Core for Xilinx FPGAs Version 2.04e and Xilinx EDK 14.7.

## 6.1 Avnet Xilinx Spartan-6 LX150T Development Kit with Digital I/O

### 6.1.1 Configuration and resource consumption

Table 13: Resource consumption Avnet LX150T example design

Configuration		Resources	XC6SLX150T	
Physical layer	2x MII, TX Shift, MIIM, Enhanced Link Detection	Slice Registers	6,847	3 %
Internal Function	3x FMMU 4x SyncManager 1 KB RAM	Slice LUTs	8,596	9 %
Distributed clocks	32 bit, 2x Sync, 2x Latch	Occupied Slices	3,057	13 %
Feature details	Extended Watchdog, Watchdog counter, EPU and PDI Error Counter, Lost link counter, RUN_LED, Extended RUN/ERR LED	Block RAM RAMB8BWER RAMB16BWER	2 0	1 % 0 %
PDI	Digital I/O: 3 Byte IN, 1 Byte OUT	DCM	1	8 %

### 6.1.2 Functionality

Attach the FMC ISMNET module to FMC1 connector of LX150T base board. Populate jumper JP6 pins 1-2 (CARRIER\_25MHz to CARRIER\_25MHZ\_S) on ISMNET, because the 25 MHz clock source for the Ethernet PHYs is also used as the clock source for the whole system including EtherCAT IP core in the Spartan-6 LX150T FPGA. Configure FMC IO voltage to 2.5V. You can optionally connect the UART or the LX150T (JR1) to your PC (9600 baud, 8 bit data, 1 stop bit, no parity, no hardware handshake). The LEDs D3 and D4 on the FMC ISMNET module are used as Link/Activity LEDs for the two Ethernet ports.

Functionality of the Digital I/O example design:

- Digital input data from push buttons SW3-SW5 on the LX150T are available in the Process Data RAM 0x1000[2:0]
- Digital input data from DIP switches SW6 on the LX150T are available in the Process Data RAM 0x1001
- Digital input data from push buttons SW1-SW2 on the ISMNET module are available in the Process Data RAM 0x1002[1:0]
- Digital input data from DIP switches SW3 on the ISMNET module are available in the Process Data RAM 0x1002[7:4]
- Digital output data from Digital Output register (0x0F03) is visualized with LEDs D7-D14 on the LX150T
- DC LatchSignals are connected to push buttons SW1-SW2 on the ISMNET module

### 6.1.3 Implementation

1. Open Xilinx ISE
2. Open example design  
`<IPInst_dir>\example_designs\LX150T_DIGI.xise`
3. Generate Programming File
4. Download bitstream to FPGA

### 6.1.4 SII EEPROM

Use this ESI for the SII EEPROM:

*Beckhoff Automation GmbH (Evaluation)/  
IP Core example designs ET1815 (Xilinx)/  
ET1815 IP Core Avnet LX150T DIGI*

## 6.2 Avnet Xilinx Spartan-6 LX150T Development Kit with PLB/AXI

### 6.2.1 Configuration and resource consumption

Table 14: Resource consumption Avnet LX150T example design

Configuration		Resources		XC6SLX150T	
FMMU	3	Slices	5,100	22 %	
SyncManager	4	Slice FF	10,575	5 %	
RAM	1 KB	LUT	13,418	14 %	
Register set	Large + Run LED + MI	I/O	73	18 %	
Distributed Clocks	32 bit	Block RAM	17	6 %	
PDI	PLB, 50 MHz	BUFGMUX	6	37 %	
		PLL	1	16 %	

### 6.2.2 Functionality

Attach the FMC ISMNET module to FMC1 connector of LX150T base board. Populate jumper JP6 pins 1-2 (CARRIER\_25MHz to CARRIER\_25MHZ\_S) on ISMNET, because the 25 MHz clock source for the Ethernet PHYs is also used as the clock source for the whole system including EtherCAT IP core in the Spartan-6 LX150T FPGA. Configure FMC IO voltage to 2.5V. You can optionally connect the UART or the LX150T (JR1) to your PC (9600 baud, 8 bit data, 1 stop bit, no parity, no hardware handshake). The LEDs D3 and D4 on the FMC ISMNET module are used as Link/Activity LEDs for the two Ethernet ports. Push button SW2 on the LX150T is used as system reset input.

The Microblaze demo application performs the following tasks:

- Accept any EtherCAT Slave State request (copying AL Control to AL Status register). Print state changes via UART.
- Copy output data from EtherCAT IP Core (0x1024) to GPIO for LEDs D7-D14 on the LX150T.
- Copy output data from EtherCAT IP Core (0x1004) to GPIO for DIGILENT U15 on the ISMNET.
- Print output data from the EtherCAT IP Core (0x1020-0x1023) via UART.
- Copy input data from GPIO for push buttons SW3-SW5 on the LX150T to the EtherCAT IP Core (0x1000).
- Copy input data from GPIO for push buttons SW1-SW2 on the ISMNET module to the EtherCAT IP Core (0x1002).
- Copy input data from GPIO for DIP switches SW6 on the LX150T to the EtherCAT IP Core (0x1001).
- Copy input data from GPIO for DIP switches SW3 on the ISMNET module to the EtherCAT IP Core (0x1003).

### 6.2.3 Implementation

1. Open Xilinx EDK
1. Open project:  
`<IPInst_dir>\example_designs\LX150T_PLB\system.xmp`
2. Generate Bitstream (Menu Hardware – Generate Bitstream). Result is the file "system.bit" in the *implementation* folder of the EDK project. This configuration file only includes the hardware parts of the design, without software for the processor.
3. Select menu Project – Export hardware design to SDK...
4. Select Export & Launch SDK
5. In SDK, select menu File – New – Xilinx C Project
6. Enter a project name, and select project template "BECKHOFF EtherCAT LX150T"
7. Select Next, then Finish.
8. Wait until the projects are built automatically, or select menu Project – Build All
9. Update Bitstream with application image and download to FPGA by selecting menu Xilinx Tools – Program FPGA  
→ Result is the file "download.bit" (= "system.bit" + "<application>.elf") in the *implementation* folder of the EDK project.

#### 6.2.4 SII EEPROM

Use this ESI for the SII EEPROM:

*Beckhoff Automation GmbH (Evaluation)/  
IP Core example designs ET1815 (Xilinx)/  
ET1815 IP Core Avnet LX150T*

#### 6.2.5 Downloadable configuration file

Two already synthesized time limited configuration files

- LX150T\_AXI\_Demo\_V2\_04a\_time\_limited.bit

based on this digital I/O example design can be found in the

*<IPInst\_dir>\example\_designs\LX150T\_PLB\*

folder. After expiration of about 1 hour the design quits its operation. These files must only be used for evaluation purposes, any distribution is not allowed.

## 7 FPGA Resource Consumption

The resource consumption figures shown in this chapter reflect results of example synthesis runs and can only be used for rough resource estimations. The figures are subject to quite large variations depending on design tools and version, FPGA type, constraints (e.g., area vs. speed), total FPGA utilization (design tools typically stop optimization if the timing goal is reached), etc. No extra effort was undertaken to achieve optimum results, i.e. by sophisticated constraining and design flow setting.

For accurate resource consumption figures, please use the evaluation license of the EtherCAT IP Core and synthesize your individual configuration for the desired FPGA.

The figures of the following table do not imply that the individual features are operational in the selected FPGA (i.e., that the resources are sufficient or that timing closure is achievable). The synthesis runs were performed without timing constraints, without location constraints, and without bitstream generation.

The EtherCAT IP core resource consumption overview figures are based on EtherCAT IP Core for Xilinx FPGAs Version 2.03a, Xilinx ISE 11.4, and Xilinx Spartan-3E or Spartan-6 devices. One Spartan-3E slice contains 2 lookup-tables (LUT4) and 2 flip-flops, a Spartan-6 slice contains 4 lookup-tables (LUT6) and 4 flip-flops. The number of slices is shown for very rough estimations, because they highly depend on the optimization process. Registers and logic can be combined in slices or implemented separately, depending on the device utilization and placement, so the variation of the slices figure is extremely high. The registers and logic LUT figures are more stable, but also subject to variation as a result of optimization.

Table 15: Approximate resource requirements for main configurable functions

Configurable Function	Spartan-3E			Spartan-6			Details
	Slices	Reg.	Log. LUT4	Slices	Reg.	Log. LUT6	
Minimum Configuration	2,400	1,800	2,800	800	2,000	2,100	0 x SM, 0 x FMMU, small register preset, no DC, PDI: 32 Bit digital I/O, 1 kByte DPRAM, 1 port MII
Maximum Configuration	14,000	14,000	21,000	5,900	13,200	17,300	8 x SM, 8 x FMMU, large register preset plus all features except for EEPROM Emulation, DC 64 bit, PDI: SPI, GPIO, 60 kByte DPRAM, 3 ports MII
Additional port	700	550	900	250	550	600	all port features enabled (without DC Receive times)
SyncManager	350	200	550	150	200	400	per SyncManager
FMMU	400	400	600	200	400	450	per FMMU
Distributed Clocks	200	150	150	150	400	200	Receive time per port
	2,100	2,100	2,800	800	2,200	2,300	32 bit
	3,300	3,600	4,300	1,600	3,600	3,900	64 bit
	650	350	450	100	350	200	SyncManager Event Times
Register preset							
small	-	-	-	-	-	-	reference
medium	300	250	200	0	250	200	according to small register preset
large	600	550	650	200	550	550	according to small register preset
PHY features	900	400	850	150	400	500	All MII features: Management Interface, MI link detection and configuration, TX Shift, and enhanced link detection (3 ports)
DPRAM	300	0	0	50	0	450	60 KB (BlockRAM)
PDI							
32 Bit Digital I/O	400	250	250	100	200	200	
SPI	250	250	350	100	250	300	
8 Bit µController	150	150	200	50	150	150	
16 Bit µController	200	200	250	50	150	200	
PLB	550	400	450	150	400	250	50 MHz, 32 Bit
OPB	600	300	450	100	300	350	50 MHz, 32 Bit
GPIO	550	350	250	50	350	200	8 Byte

The EtherCAT IP core resource consumption figures for typical EtherCAT devices are based on EtherCAT IP Core for Xilinx FPGAs Version 2.04a, Xilinx ISE 12.4, and Xilinx Spartan-3E or Spartan-6 devices.

**Table 16: EtherCAT IP Core configuration for typical EtherCAT Devices**

EtherCAT Device	SM	FMMU	DPRAM [kByte]	PDI	DC	Register preset
IO	2	2	1	32 Bit Digital I/O	-	Small
Frequency Inverter	4	3	1	SPI	-	Large
Encoder	4	3	1	SPI	32 bit	Large
Fieldbus Gateway	4	3	4	16 Bit $\mu$ C	-	Large
Servo Drive	4	3	4	16 Bit $\mu$ C	32 bit	Large

NOTE: Register preset medium and large including MII Management Interface. All devices have 2 MII ports, DC is 32 bit wide.

**Table 17: EtherCAT IP Core resource consumption for typical EtherCAT Devices**

EtherCAT Device	Spartan-3E			Spartan-6		
	Slices	Reg.	Log. LUT4	Slices	Reg.	Log. LUT6
IO	4,200	3,900	6,200	1,900	3,900	5,000
Frequency Inverter	6,200	5,200	9,000	2,300	5,300	7,000
Encoder	9,000	8,100	12,400	2,500	8,100	9,800
Fieldbus Gateway	6,100	5,100	8,900	2,400	5,100	6,900
Servo Drive	8,900	8,000	12,200	2,500	8,000	9,800



## 8 IP Core Signals

The available signals depend on the IP Core configuration.

### 8.1 General Signals

Table 18: General Signals

Condition	Name	Direction	Description
	nRESET	INPUT	Resets all registers of the IP Core, active low
Reset slave by ECAT/PDI	RESET_OUT	OUTPUT	Reset by ECAT (reset register 0x0040), active high. RESET_OUT has to trigger nRESET, which clears RESET_OUT.
	CLK25	INPUT	25 MHz clock signal from PLL (rising edge synchronous with rising edge of CLK100)
	CLK100	INPUT	100 MHz clock signal from PLL

#### 8.1.1 Clock source example schematics

The EtherCAT IP Core and the Ethernet PHYs have to share the same clock source. The initial accuracy of the EtherCAT IP clock source has to be 25ppm or better.

Typically, the clock inputs of the EtherCAT IP Core (CLK25, CLK100, and optionally CLK50) are sourced by a DCM/PLL inside the FPGA. The DCM/PLL has to use a configuration which guarantees a fixed phase relation between clock input and clock outputs, in order to enable TX shift compensation for the MII TX signals.




Figure 24: EtherCAT IP Core clock source (MII)




Figure 25: EtherCAT IP Core clock source (RMII)

## 8.2 SII EEPROM Interface Signals

Table 19: SII EEPROM Signals

Condition	Name	Direction	Description
	PROM_SIZE	INPUT	Sets EEPROM size: 0: up to 16 kbit EEPROM 1: 32 kbit-4Mbit EEPROM
Tristate drivers inside core (EEPROM/MI)	PROM_CLK	OUTPUT	EEPROM I <sup>2</sup> C Clock (output values: 0 or Z)
External tristate drivers for EEPROM/MI	PROM_CLK	OUTPUT	EEPROM I <sup>2</sup> C Clock (output values: 0 or 1)
Tristate drivers inside core (EEPROM/MI)	PROM_DATA	BIDIR	EEPROM I <sup>2</sup> C Data
External tristate drivers for EEPROM/MI	PROM_DATA_IN	INPUT	EEPROM I <sup>2</sup> C Data: EEPROM → IP Core
	PROM_DATA_OUT	OUTPUT	EEPROM I <sup>2</sup> C Data: IP Core → EEPROM (always 0)
	PROM_DATA_ENA	OUTPUT	0: disable output driver for PROM_DATA_OUT 1: enable output driver for PROM_DATA_OUT

### 8.3 LED Signals

Table 20 lists the signals used for the LEDs. The LED signals are active high. All LEDs should be green.

Table 20: LED Signals

Condition	Name	Direction	Description
	LINK_ACT[0]	OUTPUT	Link/activity LED for ethernet port 0
2 or 3 communication ports	LINK_ACT[1]	OUTPUT	Link/activity LED for ethernet port 1
3 communication ports	LINK_ACT[2]	OUTPUT	Link/activity LED for Ethernet port 2
RUN_LED enabled	LED_RUN	OUTPUT	RUN LED for device status. Always 0 if RUN LED is deactivated.
RUN_LED enabled and Extended RUN/ERR LED enabled	LED_ERR	OUTPUT	ERR LED for device status.
	LED_STATE_RUN	OUTPUT	Connect to RUN pin of dual-color STATE LED, connect LED_ERR to ERR pin of STATE LED

NOTE: The application ERR LED and STATE LED can alternatively be controlled by a  $\mu$ Controller if required.

### 8.4 Distributed Clocks SYNC/LATCH Signals

Table 21 lists the signals used with Distributed Clocks.

Table 21: DC SYNC/LATCH signals

Condition	Name	Direction	Description
Distributed Clocks enabled	SYNC_OUT0	OUTPUT	DC sync output 0
	SYNC_OUT1	OUTPUT	DC sync output 1
	LATCH_IN0	INPUT	DC latch input 0
	LATCH_IN1	INPUT	DC latch input 1

NOTE: SYNC\_OUT0/1 are active high/push-pull outputs.

## 8.5 Physical Layer Interface

The IP Core is connected with Ethernet PHYs using MII or RMI interfaces.

Table 22 lists the general PHY interface signals.

**Table 22: Physical Layer General**

Condition	Name	Direction	Description
PHY Management Interface enabled	PHY_OFFSET_VEC[4:0]	INPUT	PHY address offset
PHY Management Interface enabled	MCLK	OUTPUT	PHY management clock
PHY Management Interface enabled, Tristate drivers inside core (EEPROM/MII)	MDIO	BIDIR	PHY management data
PHY Management Interface enabled, External tristate drivers for EEPROM/MI	MDIO_DATA_IN	INPUT	PHY management data: PHY → IP Core
	MDIO_DATA_OUT	OUTPUT	PHY management data: IP Core → PHY
	MDIO_DATA_ENA	OUTPUT	0: disable output driver for MDIO_DATA_OUT 1: enable output driver for MDIO_DATA_OUT

NOTE: MDIO must have a pull-up resistor (4.7kΩ recommended for ESCs).

8.5.1 MII Interface

Table 23 lists the signals used with MII. The TX\_CLK signals of the PHYs is not connected to the IP Core unless TX Shift automatic configuration is enabled.

Table 23: PHY Interface MII

Condition	Name	Direction	Description
Port0 = MII	nMII_LINK0	INPUT	0: 100 Mbit/s (Full Duplex) link at port 0 1: no link at port 0
	MII_RX_CLK0	INPUT	Receive clock port 0
	MII_RX_DV0	INPUT	Receive data valid port 0
	MII_RX_DATA0[3:0]	INPUT	Receive data port 0
	MII_RX_ERR0	INPUT	Receive error port 0
	MII_TX_ENA0	OUTPUT	Transmit enable port 0
	MII_TX_DATA0[3:0]	OUTPUT	Transmit data port 0
Port0 = MII and TX Shift activated	MII_TX_CLK0	INPUT	Transmit clock port 0 for automatic TX Shift configuration. Set to 0 for manual TX Shift configuration.
	MII_TX_SHIFT0[1:0]	INPUT	Manual TX shift configuration port 0. Additional TX signal delay: 00: 0 ns 01: 10 ns 10: 20 ns 11: 30 ns
Port1 = MII	nMII_LINK1	INPUT	0: 100 Mbit/s (Full Duplex) link at port 1 1: no link at port 1
	MII_RX_CLK1	INPUT	Receive clock port 1
	MII_RX_DV1	INPUT	Receive data valid port 1
	MII_RX_DATA1[3:0]	INPUT	Receive data port 1
	MII_RX_ERR1	INPUT	Receive error port 1
	MII_TX_ENA1	OUTPUT	Transmit enable port 1
	MII_TX_DATA1[3:0]	OUTPUT	Transmit data port 1
Port1 = MII and TX Shift activated	MII_TX_CLK1	INPUT	Transmit clock port 1 for automatic TX Shift configuration. Set to 0 for manual TX Shift configuration.
	MII_TX_SHIFT1[1:0]	INPUT	Manual TX shift configuration port 1. Additional TX signal delay: 00: 0 ns 01: 10 ns 10: 20 ns 11: 30 ns

Condition	Name	Direction	Description
Port2 = MII	nMII_LINK2	INPUT	0: 100 Mbit/s (Full Duplex) link at port 2 1: no link at port 2
	MII_RX_CLK2	INPUT	Receive clock port 2
	MII_RX_DV2	INPUT	Receive data valid port 2
	MII_RX_DATA2[3:0]	INPUT	Receive data port 2
	MII_RX_ERR2	INPUT	Receive error port 2
	MII_TX_ENA2	OUTPUT	Transmit enable port 2
	MII_TX_DATA2[3:0]	OUTPUT	Transmit data port 2
Port2 = MII and TX Shift activated	MII_TX_CLK2	INPUT	Transmit clock port 2 for automatic TX Shift configuration. Set to 0 for manual TX Shift configuration.
	MII_TX_SHIFT2[1:0]	INPUT	Manual TX shift configuration port 2. Additional TX signal delay: 00: 0 ns 01: 10 ns 10: 20 ns 11: 30 ns

### 8.5.2 RMI Interface

Table 24 lists the signals used with RMI.

**Table 24: PHY Interface RMI**

Condition	Name	Direction	Description
Port0 = RMI	CLK50	INPUT	50 MHz reference clock signal from PLL (rising edge synchronous with rising edge of CLK100), also connected to PHY
	nRMI_LINK0	INPUT	0: 100 Mbit/s (Full Duplex) link at port 0 1: no link at port 0
	RMI_RX_DV0	INPUT	Carrier sense/receive data valid port 0
	RMI_RX_DATA0[1:0]	INPUT	Receive data port 0
	RMI_RX_ERR0	INPUT	Receive error port 0
	RMI_TX_ENA0	OUTPUT	Transmit enable port 0
	RMI_TX_DATA0[1:0]	OUTPUT	Transmit data port 0
Port1 = RMI	nRMI_LINK1	INPUT	0: 100 Mbit/s (Full Duplex) link at port 1 1: no link at port 1
	RMI_RX_DV1	INPUT	Carrier sense/receive data valid port 1
	RMI_RX_DATA1[1:0]	INPUT	Receive data port 1
	RMI_RX_ERR1	INPUT	Receive error port 1
	RMI_TX_ENA1	OUTPUT	Transmit enable port 1
	RMI_TX_DATA1[1:0]	OUTPUT	Transmit data port 1

## 8.6 PDI Signals

### 8.6.1 General PDI Signals

Table 26 lists the signals available independent of the PDI configuration.

**Table 25: General PDI Signals**

Condition	Name	Direction	Description
	PDI_SOF	OUTPUT	Ethernet Start-of-Frame if 1
	PDI_EOF	OUTPUT	Ethernet End-of-Frame if 1
	PDI_WD_TRIGGER	OUTPUT	Process Data Watchdog trigger if 1
	PDI_WD_STATE	OUTPUT	Process Data Watchdog state 0: Expired 1: Not expired
GPIO Bytes > 0	PDI_GPI[8*Bytes-1:0]	INPUT	General purpose inputs (width configurable, 1/2/4/8 Bytes)
GPIO Bytes > 0	PDI_GPO[8*Bytes-1:0]	OUTPUT	General purpose outputs (width N:0 configurable, 1/2/4/8 Bytes)

### 8.6.2 Digital I/O Interface

Table 26 lists the signals used with the Digital I/O PDI.

**Table 26: Digital I/O PDI**

Condition	Name	Direction	Description
Byte 0 is Output	PDI_DIGI_DATA_OUT0 [7:0]	OUTPUT	Digital output byte 0
Byte 0 is Input	PDI_DIGI_DATA_IN0 [7:0]	INPUT	Digital input byte 0
Byte 1 is Output	PDI_DIGI_DATA_OUT1 [7:0]	OUTPUT	Digital output byte 1
Byte 1 is Input	PDI_DIGI_DATA_IN1 [7:0]	INPUT	Digital input byte 1
Byte 2 is Output	PDI_DIGI_DATA_OUT2 [7:0]	OUTPUT	Digital output byte 2
Byte 2 is Input	PDI_DIGI_DATA_IN2 [7:0]	INPUT	Digital input byte 2
Byte 3 is Output	PDI_DIGI_DATA_OUT3 [7:0]	OUTPUT	Digital output byte 3
Byte 3 is Input	PDI_DIGI_DATA_IN3 [7:0]	INPUT	Digital input byte 3
If both, digital input and output selected	PDI_DIGI_DATA_ENA	OUTPUT	Digital output enable
any digital input selected and Input mode=Latch with ext. signal	PDI_DIGI_LATCH_IN	INPUT	Latch digital input at rising edge
any digital output selected	PDI_DIGI_OE_EXT	INPUT	External output enable
	PDI_DIGI_OUTVALID	OUTPUT	Output event: output valid



### 8.6.3 SPI Slave Interface

Table 27 used with an SPI PDI.

Table 27: SPI PDI

Condition	Name	Direction	Description
SPI PDI	PDI_EMULATION	INPUT	Value for register 0x0140.8: 0: device status register is controlled by $\mu$ C 1: device status register is identical to device control register
	PDI_SPI_CLK	INPUT	SPI clock
	PDI_SPI_SEL	INPUT	SPI slave select
	PDI_SPI_DI	INPUT	SPI slave data in (MOSI)
	PDI_SPI_IRQ	OUTPUT	SPI interrupt
Tristate drivers inside core (SPI configuration)	PDI_SPI_DO	OUTPUT	SPI slave data out (MISO)
External tristate drivers	PDI_SPI_DO_OUT	OUTPUT	SPI slave data out: IP Core $\rightarrow$ $\mu$ C
	PDI_SPI_DO_ENA	OUTPUT	0: disable output driver for PDI_SPI_DO_OUT 1: enable output driver for PDI_SPI_DO_OUT

### 8.6.4 Asynchronous 8/16 Bit $\mu$ Controller Interface

Table 28 lists the signals used with both, 8 Bit and 16 Bit asynchronous  $\mu$ Controller PDI.

Table 28: 8/16 Bit  $\mu$ C PDI

Condition	Name	Direction	Description
8/16 Bit $\mu$ C	PDI_EMULATION	INPUT	Value for register 0x0140.8: 0: device status register is controlled by $\mu$ C 1: device status register is identical to device control register
	PDI_uC_ADR[15:0]	INPUT	$\mu$ C address bus
	PDI_uC_nBHE	INPUT	$\mu$ C byte high enable
	PDI_uC_nRD	INPUT	$\mu$ C read access
	PDI_uC_nWR	INPUT	$\mu$ C write access
	PDI_uC_nCS	INPUT	$\mu$ C chip select
	PDI_uC_IRQ	OUTPUT	Interrupt
	PDI_uC_BUSY	OUTPUT	PDI busy
	PDI_uC_DATA_ENA	OUTPUT	0: disable output driver for PDI_uC_DATA_OUT 1: enable output driver for PDI_uC_DATA_OUT

### 8.6.4.1 8 Bit $\mu$ Controller Interface

Table 29 lists the signals used with an 8 Bit  $\mu$ C PDI.

**Table 29: 8 Bit  $\mu$ C PDI**

Condition	Name	Direction	Description
Tristate drivers inside core ( $\mu$ Controller configuration)	PDI_uC_DATA[7:0]	BIDIR	$\mu$ C data bus
External tristate drivers	PDI_uC_DATA_IN[7:0]	INPUT	$\mu$ C data bus: $\mu$ C $\rightarrow$ IP Core
	PDI_uC_DATA_OUT[7:0]	OUTPUT	$\mu$ C data bus : IP Core $\rightarrow$ $\mu$ C

### 8.6.4.2 16 Bit $\mu$ Controller Interface

Table 30 lists the signals used with a 16 Bit  $\mu$ C PDI.

**Table 30: 16 Bit  $\mu$ C PDI**

Condition	Name	Direction	Description
Tristate drivers inside core ( $\mu$ Controller configuration)	PDI_uC_DATA[15:0]	BIDIR	$\mu$ C data bus
External tristate drivers	PDI_uC_DATA_IN[15:0]	INPUT	$\mu$ C data bus: $\mu$ C $\rightarrow$ IP Core
	PDI_uC_DATA_OUT[15:0]	OUTPUT	$\mu$ C data bus: IP Core $\rightarrow$ $\mu$ C

### 8.6.5 PLB Processor Local Bus

Table 32 lists the signals used with the PLB v4.6 PDI.

**Table 31: PLB PDI**

Condition	Name	Direction	Description
PLB	C_BASEADDR	GENERIC	PLB base address
	C_HIGHADDR	GENERIC	PLB end address
	C_SPLB_AWIDTH	GENERIC	PLB address bus width (only 32 supported)
	C_SPLB_DWIDTH	GENERIC	PLB data bus width (only 32 supported)
	C_SPLB_NATIVE_DWIDTH	GENERIC	Native data bus width
	C_SPLB_CLK_PERIOD_PS	GENERIC	PLB bus clock period in ps ( $\leq 40,000$ )
	C_SPLB_NUM_MASTERS	GENERIC	Number of masters
	C_SPLB_MID_WIDTH	GENERIC	Width of master ID
	C_SPLB_P2P	GENERIC	Peer-to-peer system
	C_SPLB_SUPPORT_BURSTS	GENERIC	Burst support (must be 0, not supported)
	PDI_PLB_SPLB_Clk	INPUT	PLB bus clock
	PDI_PLB_SPLB_Rst	INPUT	PLB bus reset
	PDI_PLB_ABus[0:31]	INPUT	PLB address bus
	PDI_PLB_UABus[0:31]	INPUT	PLB upper address bus (not supported)
	PDI_PLB_PAVValid	INPUT	PLB primary address valid
	PDI_PLB_SAVValid	INPUT	PLB secondary address valid (ignored)
	PDI_PLB_rdPrim	INPUT	PLB secondary to primary read request (ignored)
	PDI_PLB_wrPrim	INPUT	PLB secondary to primary write request (ignored)
	PDI_PLB_masterID [0:C_SPLB_MID_WIDTH-1]	INPUT	PLB master ID
	PDI_PLB_abort	INPUT	PLB abort bus (ignored)
	PDI_PLB_busLock	INPUT	PLB bus lock (ignored)
	PDI_PLB_RNW	INPUT	PLB read not write
	PDI_PLB_BE (0:(C_SPLB_DWIDTH/8)-1)	INPUT	PLB byte enables
	PDI_PLB_MSize	INPUT	PLB master data bus size (ignored)
	PDI_PLB_size	INPUT	PLB transfer size (must be 0000)
	PDI_PLB_type	INPUT	PLB transfer type (must be 0)
	PDI_PLB_lockErr	INPUT	PLB lock error (ignored)
	PDI_PLB_wrDBus (0:C_SPLB_DWIDTH-1)	INPUT	PLB write data bus
	PDI_PLB_wrBurst	INPUT	PLB burst write transfer (ignored)
	PDI_PLB_rdBurst	INPUT	PLB burst read transfer (ignored)
	PDI_PLB_wrPendReq	INPUT	PLB pending write bus request (ignored)

Condition	Name	Direction	Description
	PDI_PLB_rdPendReq	INPUT	PLB pending read bus request (ignored)
	PDI_PLB_wrPendPri(0:1)	INPUT	PLB pending write request priority (ignored)
	PDI_PLB_rdPendPri(0:1)	INPUT	PLB pending read request priority (ignored)
	PDI_PLB_reqPri(0:1)	INPUT	PLB current request priority (ignored)
	PDI_PLB_TAttribute(0:15)	INPUT	PLB transfer attribute bus (must be 0x0000)
	PDI_PLB_SI_addrAck	OUTPUT	Slave address acknowledge
	PDI_PLB_SI_SSize(0:1)	OUTPUT	Slave data bus size (always 00)
	PDI_PLB_SI_wait	OUTPUT	Slave wait
	PDI_PLB_SI_rearbitrate	OUTPUT	Slave rearbitrate bus (always 0)
	PDI_PLB_SI_wrDAck	OUTPUT	Slave write data acknowledge
	PDI_PLB_SI_wrComp	OUTPUT	Slave write transfer complete
	PDI_PLB_SI_wrBTerm	OUTPUT	Slave terminate write burst transfer (always 0)
	PDI_PLB_SI_rdDBus (0:C_SPLB_DWIDTH-1)	OUTPUT	Slave read data bus
	PDI_PLB_SI_rdWdAddr(0:3)	OUTPUT	Slave read word address (always 0)
	PDI_PLB_SI_rdDAck	OUTPUT	Slave read data acknowledge
	PDI_PLB_SI_rdComp	OUTPUT	Slave read transfer complete
	PDI_PLB_SI_rdBTerm	OUTPUT	Slave terminate read burst transfer (always 0)
	PDI_PLB_SI_MBusy (0:C_SPLB_NUM_MASTERS-1)	OUTPUT	Slave busy
	PDI_PLB_SI_MWrErr (0:C_SPLB_NUM_MASTERS-1)	OUTPUT	Slave write error (always 0)
	PDI_PLB_SI_MRdErr (0:C_SPLB_NUM_MASTERS-1)	OUTPUT	Slave read error (always 0)
	PDI_PLB_SI_MIRQ (0:C_SPLB_NUM_MASTERS-1)	OUTPUT	Slave interrupt (always 0)
	PDI_PLB_IRQ_MAIN	OUTPUT	Interrupt

The address range of the EtherCAT IP core should span at least 64 Kbyte (e.g., C\_BASEADDR = 0x00010000 and C\_HIGHADDR=0x0001FFFF). A larger address range results in less address decoding logic.

### 8.6.6 OPB On-Chip Peripheral Bus

Table 32 lists the signals used with the OPB PDI.

Table 32: OPB PDI

Condition	Name	Direction	Description
OPB PDI	C_BASEADDR	GENERIC	OPB base address of the IP core address range
	C_HIGHADDR	GENERIC	OPB end address of the IP core address range
	RESET_POL_ACT_HIGH	GENERIC	0: nReset polarity is active low 1: nReset polarity is active high
	PDI_EMULATION	INPUT	Value for register 0x0140.8: 0: device status register is controlled by $\mu$ C 1: device status register is identical to device control register
	PDI_OPB_CLK	INPUT	N*25 MHz OPB bus clock from DLL (rising edge of CLK25 synchronous with rising edge of PDI_OPB_CLK)
	PDI_OPB_ABUS[0:31]	INPUT	OPB address bus
	PDI_OPB_DBUS[0:31]	INPUT	OPB data bus
	PDI_OPB_BE[0:3]	INPUT	OPB byte enable
	PDI_OPB_RNW	INPUT	OPB read/write access
	PDI_OPB_SELECT	INPUT	OPB select
	PDI_OPB_SEQADDR	INPUT	OPB sequential address
	PDI_OPB_SL_DBUS[0:31]	OUTPUT	Slave data bus
	PDI_OPB_SL_ERRACK	OUTPUT	Slave error acknowledge
	PDI_OPB_SL_RETRY	OUTPUT	Slave bus cycle retry
	PDI_OPB_SL_TOUTSUP	OUTPUT	Slave timeout suppress
	PDI_OPB_SL_XFERACK	OUTPUT	Slave transfer acknowledge
PDI_OPB_IRQ	OUTPUT	Slave interrupt output	

The address range of the EtherCAT IP core should span at least 64 Kbyte (e.g., C\_BASEADDR = 0x00010000 and C\_HIGHADDR=0x0001FFFF). A larger address range results in less address decoding logic.

## 9 Ethernet Interface

The IP Core is connected with Ethernet PHYs using MII or RMI interfaces. MII is recommended since the PHY delay (and delay jitter) is smaller in comparison to RMII.

### 9.1 PHY Management interface

#### 9.1.1 PHY Management Interface Signals

The PHY management interface of the IP Core has the following signals:




Figure 26: PHY management Interface signals

Table 33: PHY management Interface signals

Signal	Direction	Description
MCLK	OUT	Management Interface clock (alias MCLK)
MDIO	BIDIR	Management Interface data (alias MDIO)
PHY_OFFSET_VEC[4:0]	INPUT	PHY address offset (consecutive PHY addresses, address of port 0)

MDIO must have a pull-up resistor (4.7 kΩ recommended for ESCs), either integrated into the ESC or externally. MCLK is driven rail-to-rail, idle value is High.

#### 9.1.2 PHY Address Configuration

The EtherCAT IP Core addresses Ethernet PHYs typically using logical port number plus PHY address offset. Ideally, the Ethernet PHY addresses should correspond with the logical port number, so PHY addresses 0-2 are used.

A PHY address offset of 0-31 can be applied which moves the PHY addresses to any consecutive address range. The IP Core expects logical port 0 to have PHY address 0 plus PHY address offset (and so on).

### 9.1.3 Separate external MII management interfaces

If two separate external MII management interfaces are to be connected to the single MII management interface of the EtherCAT IP Core, some glue logic has to be added. Disable internal Tri-State drivers for the MII management bus and combine the signals according to the following figure. Take care of proper PHY address configuration: the PHYs need different PHY addresses.




Figure 27: Example schematic with two individual MII management interfaces

### 9.1.4 MII management timing specifications

For MII Management Interface timing diagrams refer to Section I.

Table 34: MII management timing characteristics

Parameter	Min	Typ	Max	Comment
t <sub>MI_startup</sub>		1.34 ms		Time between reset end and the first access of via management interface
t <sub>clk</sub>		400 ns		MI_CLK period
t <sub>write</sub>		~ 25.6 μs		MI Write access time
t <sub>read</sub>		~ 25.4 μs		MI Read access time

## 9.2 MII Interface

The MII interface of the IP Core is optimized for low processing/forwarding delays by omitting a transmit FIFO. To allow this, the IP Core has additional requirements to Ethernet PHYs, which are easily accomplished by several PHY vendors.



**Refer to “Section I – Technology” for Ethernet PHY requirements.**

Additional information regarding the IP Core:

- The clock source of the PHYs is the same as for the FPGA (25 MHz quartz oscillator)
- The signal polarity of nMII\_LINK is not configurable inside the IP Core, nMII\_LINK is active low. If necessary, the signal polarity must be swapped by user logic outside the IP Core.
- The IP Core can be configured to use the MII management interface for link detection and link configuration.
- The IP Core supports an arbitrary PHY address offset.

For details about the ESC MII Interface refer to Section I.



### 9.2.1 MII Interface Signals

The MII interface of the IP Core has the following signals:




Figure 28: MII Interface signals

Table 35: MII Interface signals

Signal	Direction	Description
nMII_LINK	IN	Input signal provided by the PHY if a 100 Mbit/s (Full Duplex) link is established (alias LINK_MII)
MII_RX_CLK	IN	Receive Clock
MII_RX_DV	IN	Receive data valid
MII_RX_DATA[3:0]	IN	Receive data (alias RXD)
MII_RX_ERR	IN	Receive error (alias RX_ER)
MII_TX_ENA	OUT	Transmit enable (alias TX_EN)
MII_TX_DATA[3:0]	OUT	Transmit data (alias TXD)
MII_TX_CLK	IN	Transmit Clock for automatic TX Shift compensation
MII_TX_SHIFT[1:0]	IN	Manual TX Shift compensation with additional registers

### 9.2.2 TX Shift Compensation

Since IP Core and the Ethernet PHYs share the same clock source, TX\_CLK from the PHY has a fixed phase relation to MII\_TX\_ENA/MII\_TX\_DATA from the IP Core. Thus, TX\_CLK is not connected and the delay of a TX FIFO inside the IP Core is saved.

In order to fulfill the setup/hold requirements of the PHY, the phase shift between TX\_CLK and MII\_TX\_ENA/MII\_TX\_DATA has to be controlled. There are several alternatives:

- TX Shift Compensation by specifying/verifying minimum and maximum clock-to-output times for MII\_TX\_ENA/MII\_TX\_DATA with respect to CLK\_IN (PHY and PLL clock source).
- TX Shift compensation with additional delays for MII\_TX\_ENA/MII\_TX\_DATA of 10, 20, or 30 ns. Such delays can be added using the TX Shift feature and applying MII\_TX\_SHIFT[1:0]. MII\_TX\_SHIFT[1:0] determine the delay in multiples of 10 ns for each port. For guaranteed timings, maximum clock-to-output times for MII\_TX\_ENA/MII\_TX\_DATA should be applied, too. Set MII\_TX\_CLK to 0 if manual TX Shift compensation is used.
- Automatic TX Shift compensation if the TX Shift feature is selected: connect MII\_TX\_CLK and the automatic TX Shift compensation will determine correct shift settings. For guaranteed timings, maximum clock-to-output times for MII\_TX\_ENA/MII\_TX\_DATA should be applied, too. Set manual TX Shift compensation to 0 in this case.

MII\_TX\_ENA and MII\_TX\_DATA are generated synchronous to CLK25, although the source registers are both CLK25 and CLK100 registers.

The PLL/DCM has to use a configuration which guarantees a fixed phase relation between clock input and CLK25/CLK100 output, in order to enable TX shift compensation for the MII TX signals.




Figure 29: MII TX Timing Diagram

Table 36: MII TX Timing characteristics

Parameter	Comment
t <sub>CLK25</sub>	25 MHz quartz oscillator (CLK_IN)
t <sub>TX_delay</sub>	MII_TX_ENA/MII_TX_DATA[3:0] delay after rising edge of CLK_IN, depends on synthesis results
t <sub>PHY_TX_CLK</sub>	Delay between PHY clock source and TX_CLK output of the PHY, PHY dependent
t <sub>PHY_TX_setup</sub>	PHY setup requirement: TX_ENA/TX_DATA with respect to TX_CLK (PHY dependent, IEEE802.3 limit is 15 ns)
t <sub>PHY_TX_hold</sub>	PHY hold requirement: TX_ENA/TX_DATA with respect to TX_CLK (PHY dependent, IEEE802.3 limit is 0 ns)

If the phase shift between CLK25 and TX\_CLK should not be constant for a some special PHYs, additional FIFOs for MII\_TX\_ENA/MII\_TX\_DATA are necessary. The FIFO input uses CLK25, the FIFO output TX\_CLK[0] or TX\_CLK[1] respectively.

NOTE: The phase shift can be adjusted by displaying TX\_CLK of a PHY and MII\_TX\_ENA/MII\_TX\_DATA[3:0] on an oscilloscope. MII\_TX\_ENA/MII\_TX\_DATA[3:0] is allowed to change between 0 ns and 25 ns after a rising edge of TX\_CLK (according to IEEE802.3 – check your PHY’s documentation). Setup phase shift so that MII\_TX\_ENA/MII\_TX\_DATA[3:0] change near the middle of this range. MII\_TX\_ENA/MII\_TX\_DATA[3:0] signals are generated at the same time.

### 9.2.3 MII Timing specifications

Table 37: MII timing characteristics

Parameter	Min	Typ	Max	Comment
t <sub>RX_CLK</sub>		40 ns ± 100 ppm		RX_CLK period (100 ppm with maximum FIFO Size only)
t <sub>RX_setup</sub>	x <sup>3</sup>			RX_DV/RX_DATA/RX_D[3:0] valid before rising edge of RX_CLK
t <sub>RX_hold</sub>	x <sup>3</sup>			RX_DV/RX_DATA/RX_D[3:0] valid after rising edge of RX_CLK





Figure 30: MII timing RX signals

<sup>3</sup> EtherCAT IP Core: time depends on synthesis results

**9.2.4 MII example schematic**

Refer to chapter 8.4 for more information on special markings (!). Take care of proper compensation of the TX\_CLK phase shift.



**Figure 31: MII example schematic**

### 9.3 RMI Interface

The IP Core supports RMI with 2 communication ports. Nevertheless, MII is recommended since the PHY delay (and delay jitter) is smaller in comparison to RMI.

The Beckhoff ESCs have additional requirements to Ethernet PHYs using RMI, which are easily accomplished by several PHY vendors.



**Refer to “Section I – Technology” for Ethernet PHY requirements.**

Additional information regarding the IP Core:

- The clock source of the PHYs is the same as for the FPGA (25 MHz quartz oscillator)
- The signal polarity of nRMI\_LINK is not configurable inside the IP Core, nRMI\_LINK is active low. If necessary, the signal polarity must be swapped outside the IP Core.
- The IP Core can be configured to use the MII management interface for link detection and link configuration.
- The IP Core supports an arbitrary PHY address offset.

For details about the ESC RMI Interface refer to Section I.

#### 9.3.1 RMI Interface Signals

The RMI interface of the IP Core has the following signals:




Figure 32: RMI Interface signals

Table 38: RMI Interface signals

Signal	Direction	Description
CLK50	IN	RMI RX/TX reference clock (50 MHz)
nRMI_LINK	IN	Input signal provided by the PHY if a 100 Mbit/s (Full Duplex) link is established (alias LINK_MII)
RMI_RX_DV	IN	Carrier sense/receive data valid
RMI_RX_DATA[1:0]	IN	Receive data (alias RXD)
RMI_RX_ERR	IN	Receive error (alias RX_ER)
RMI_TX_ENA	OUT	Transmit enable (alias TX_EN)
RMI_TX_DATA[1:0]	OUT	Transmit data (alias TXD)

### 9.3.2 RMII example schematic

Refer to chapter 8.4 for more information on special markings (!). Take care of proper PHY address configuration.




Figure 33: RMII example schematic

## 10 PDI Description

Table 39: Available PDIs for EtherCAT IP Core

PDI number 0x0140 [7:0]	On-chip bus		PDI name	IP Core
	0x0150 [7:5]	0x0152 [10:8]		
0x00	-	-	Interface deactivated	x
0x01	-	-	4 Digital Input	
0x02	-	-	4 Digital Output	
0x03	-	-	2 Digital Input and 2 Digital Output	
0x04	-	-	Digital I/O	x
0x05	-	-	SPI Slave	x
0x06	-	-	Oversampling I/O	
0x07	-	-	EtherCAT Bridge (port 3)	
0x08	-	-	16 Bit asynchronous Microcontroller interface	x
0x09	-	-	8 Bit asynchronous Microcontroller interface	x
0x0A	-	-	16 Bit synchronous Microcontroller interface	
0x0B	-	-	8 Bit synchronous Microcontroller interface	
0x10	-	-	32 Digital Input/0 Digital Output	
0x11	-	-	24 Digital Input/8 Digital Output	
0x12	-	-	16 Digital Input/16 Digital Output	
0x13	-	-	8 Digital Input/24 Digital Output	
0x14	-	-	0 Digital Input/32 Digital Output	
0x80	000	-	On-chip bus (Avalon)	
	001	000	On-chip bus (AXI3)	
		001	On-chip bus (AXI4)	
		010	On-chip bus (AXI4LITE)	
	010	-	On-chip bus (PLB v4.6)	x
	100	-	On-chip bus (OPB)	x
Others			Reserved	

## 10.1 Digital I/O Interface

### 10.1.1 Interface

The Digital I/O PDI is selected with PDI type 0x04. The signals of the Digital I/O interface are<sup>4</sup>:




Figure 34: IP core digital I/O signals

Table 40: IP core digital I/O signals

Signal	Direction	Description	Signal polarity
DATA_OUT[31:0]	OUT	Output data	
DATA_IN[31:0]	IN	Input data	
LATCH_IN	IN	External data latch signal	act. high
OUTVALID	OUT	Output data is valid/Output event	act. high
SOF	OUT	Start of Frame	act. high
OE_EXT	IN	Output Enable	act. high
WD_TRIG	OUT	Watchdog Trigger	act. high
DATA_ENA	OUT	Enable external Output data driver	act. high

NOTE: Unsupported Digital I/O control signal OE\_CONF is assumed to be low.

The Digital I/O PDI supports 1-4 byte of digital I/O signals, with each byte individually configurable as either input or output. At the IP core interface, the I/O signals are separated in input signals (DATA\_IN) and output signals (DATA\_OUT). The corresponding I/O bytes and addresses are listed below.

Table 41: Input/Output byte reference

I/O Byte	I/O signal	Output signal	Output address	Input signal	Input address
0	I/O[7:0]	DATA_OUT[7:0]	0x0F00	DATA_IN[7:0]	0x1000
1	I/O[15:8]	DATA_OUT[15:8]	0x0F01	DATA_IN[15:8]	0x1001
2	I/O[23:16]	DATA_OUT[23:16]	0x0F02	DATA_IN[23:16]	0x1002
3	I/O[31:24]	DATA_OUT[31:24]	0x0F03	DATA_IN[31:24]	0x1003

<sup>4</sup> The prefix `PDI\_DIGI\_` is added to the Digital I/O interface signals if the EtherCAT IP Core is used.



### 10.1.2 Configuration

The Digital I/O interface is selected with PDI type 0x04 in the PDI control register 0x0140. It supports different configurations, which are located in registers 0x0150 – 0x0153.

### 10.1.3 Digital Inputs

Digital input values appear in the process memory at address 0x1000:0x1003. EtherCAT devices use Little Endian byte ordering, so I/O[7:0] can be read at 0x1000 etc. Digital inputs are written to the process memory by the Digital I/O PDI using standard PDI write operations.

Digital inputs can be configured to be sampled by the ESC in four ways:

- Digital inputs are sampled at the start of each Ethernet frame, so that EtherCAT read commands to address 0x1000:0x1003 will present digital input values sampled at the start of the same frame. The SOF signal can be used externally to update the input data, because the SOF is signaled before input data is sampled.
- The sample time can be controlled externally by using the LATCH\_IN signal. The input data is sampled by the ESC each time a rising edge of LATCH\_IN is recognized.
- Digital inputs are sampled at Distributed Clocks SYNC0 events.
- Digital inputs are sampled at Distributed Clocks SYNC1 events.

For Distributed Clock SYNC input, SYNC generation must be activated (register 0x0981). SYNC output is not necessary (register 0x0151). SYNC pulse length (registers 0x0982:0x0983) should not be set to 0, because acknowledging of SYNC events is not possible with Digital I/O PDI. Sample time is the beginning of the SYNC event.

### 10.1.4 Digital Outputs

Digital Output values have to be written to register 0x0F00:0x0F03 (register 0x0F00 controls I/O[7:0] etc.). Digital Output values are not read by the Digital I/O PDI using standard read commands, instead, there is a direct connection for faster response times.

The process data watchdog (register 0x0440) has to be either active or disabled; otherwise digital outputs will not be updated. Digital outputs can be configured to be updated in four ways:


- Digital Outputs are updated at the end of each EtherCAT frame (EOF mode).
- Digital outputs are updated with Distributed Clocks SYNC0 events (DC SYNC0 mode).
- Digital outputs are updated with Distributed Clocks SYNC1 events (DC SYNC1 mode).
- Digital Outputs are updated at the end of an EtherCAT frame which triggered the Process Data Watchdog (with typical SyncManager configuration: a frame containing a write access to at least one of the registers 0x0F00:0x0F03). Digital Outputs are only updated if the EtherCAT frame was correct (WD\_TRIG mode).

For Distributed Clock SYNC output, SYNC generation must be activated (register 0x0981). SYNC output is not necessary (register 0x0151). SYNC pulse length (registers 0x0982:0x0983) should not be set to 0, because acknowledging of SYNC events is not possible with Digital I/O PDI. Output time is the beginning of the SYNC event.

An output event is always signaled by a pulse on OUTVALID even if the digital outputs remain unchanged.

For output data to be visible on the I/O signals, the following conditions have to be met:

- SyncManager watchdog must be either active (triggered) or disabled.
- OE\_EXT (Output enable) must be high,.
- Output values have to be written to the registers 0x0F00:0x0F03 within a valid EtherCAT frame.
- The configured output update event must have occurred.



**Figure 35: Digital Output Principle Schematic**

NOTE: The Digital Outputs are not driven (high impedance) until the EEPROM is loaded. Depending on the FPGA configuration, Digital Outputs (like all other FPGA user pins) might have pull-up resistors until the FPGA has loaded its configuration. This behaviour has to be taken into account when using digital output signals.

### 10.1.5 Output Enable

The IP Core has an Output Enable signal OE\_EXT. With the OE\_EXT signal, the I/O signals can be cleared. The I/O signals will be driven low after the output enable signal OE\_EXT is set to low or the SyncManager Watchdog is expired (and not disabled).

### 10.1.6 SyncManager Watchdog

The SyncManager watchdog (registers 0x0440:0x0441) must be either active (triggered) or disabled for output values to appear on the I/O signals. The SyncManager Watchdog is triggered by an EtherCAT write access to the output data registers.

If the output data bytes are written independently, a SyncManager with a length of 1 byte is used for each byte of 0x0F00:0x0F03 containing output bits (SyncManager N configuration: buffered mode, EtherCAT write/PDI read, and Watchdog Trigger enabled: 0x44 in register 0x0804+N\*8). Alternatively, if all output data bits are written together in one EtherCAT command, one SyncManager with a length of 1 byte is sufficient (SyncManager N configuration: buffered mode, EtherCAT write/PDI read, and Watchdog Trigger enabled: 0x44 in register 0x0804+N\*8). The start address of the SyncManager should be one of the 0x0F00:0x0F03 bytes containing output bits, e.g., the last byte containing output bits.

The SyncManager Watchdog can also be disabled by writing 0 into registers 0x0420:0x0421.

The Watchdog Mode configuration bit is used to configure if the expiration of the SyncManager Watchdog will have an immediate effect on the I/O signals (output reset immediately after watchdog timeout) or if the effect is delayed until the next output event (output reset with next output event). The latter case is especially relevant for Distributed Clock SYNC output events, because any output change will occur at the configured SYNC event.

For external watchdog implementations, the WD\_TRIG (watchdog trigger) signal can be used. A WD\_TRIG pulse is generated if the SyncManager Watchdog is triggered. In this case, the internal SyncManager Watchdog should be disabled, and the external watchdog may use OE\_EXT to reset the I/O signals if the watchdog is expired. For devices without the WD\_TRIG signal, OUTVALID can be configured to reflect WD\_TRIG.

### 10.1.7 SOF

SOF indicates the start of an Ethernet/EtherCAT frame. It is asserted shortly after  $RX\_DV=1$  or EBUS SOF. Input data is sampled in the time interval between  $t_{SOF\_to\_DATA\_setup}$  and  $t_{SOF\_to\_DATA\_setup}$  after the SOF signal is asserted.

### 10.1.8 OUTVALID


A pulse on the OUTVALID signal indicates an output event. If the output event is configured to be the end of a frame, OUTVALID is issued shortly after  $RX\_DV=0$  or EBUS EOF, right after the CRC has been checked and the internal registers have taken their new values. OUTVALID is issued independent of actual output data values, i.e., it is issued even if the output data does not change.

### 10.1.9 Timing specifications


Table 42: Digital I/O timing characteristics IP Core

Parameter	Min	Max	Comment
$t_{DATA\_setup}$	$x^5$		Input data valid before LATCH_IN
$t_{DATA\_hold}$	$x^5$		Input data valid after LATCH_IN
$t_{LATCH\_IN}$	$x^5$		LATCH_IN high time
$t_{SOF}$	$40\text{ ns} - x^5$	$40\text{ ns} + x^5$	SOF high time
$t_{SOF\_to\_DATA\_setup}$	0 ns	$1,2\text{ }\mu\text{s} - x^5$	Input data valid after SOF, so that Inputs can be read in the same frame
$t_{SOF\_to\_DATA\_hold}$	$1,6\text{ }\mu\text{s} + x^5$		Input data invalid after SOF
$t_{input\_event\_delay}$	440 ns		Time between consecutive input events
$t_{OUTVALID}$	$80\text{ ns} - x^5$	$80\text{ ns} + x^5$	OUTVALID high time
$t_{DATA\_to\_OUTVALID}$	$80\text{ ns} - x^5$		Output data valid before OUTVALID
$t_{WD\_TRIG}$	$40\text{ ns} - x^5$	$40\text{ ns} + x^5$	WD_TRIG high time
$t_{DATA\_to\_WD\_TRIG}$		$20\text{ ns} + x^5$	Output data valid after WD_TRIG
$t_{OE\_EXT\_to\_DATA\_invalid}$	0 ns	$x^5$	Outputs zero or Outputs high impedance after OE_EXT set to low
$t_{output\_event\_delay}$	320 ns		Time between consecutive output events
$t_{OUT\_ENA\_valid}$	$80\text{ ns} - x^5$		OUT_ENA valid before OUTVALID
$t_{OUT\_ENA\_invalid}$	$80\text{ ns} - x^5$		OUT_ENA invalid after OUTVALID


<sup>5</sup> EtherCAT IP Core: time depends on synthesis results




**Figure 36: Digital Input: Input data sampled at SOF, I/O can be read in the same frame**



**Figure 37: Digital Input: Input data sampled with LATCH\_IN**



**Figure 38: Digital Output timing**



**Figure 39: OUT\_ENA timing**

## 10.2 SPI Slave Interface

### 10.2.1 Interface

An EtherCAT device with PDI type 0x05 is an SPI slave. The SPI has 5 signals: SPI\_CLK, SPI\_DI (MOSI), SPI\_DO (MISO), SPI\_SEL and SPI\_IRQ<sup>6</sup>:




Figure 40: SPI master and slave interconnection

Table 43: SPI signals

Signal	Direction	Description	Signal polarity
SPI_SEL	IN (master → slave)	SPI chip select	Typical: act. low
SPI_CLK	IN (master → slave)	SPI clock	
SPI_DI	IN (master → slave)	SPI data MOSI	act. high
SPI_DO	OUT (slave → master)	SPI data MISO	act. high
SPI_IRQ	OUT (slave → master)	SPI interrupt	Typical: act. low

### 10.2.2 Configuration

The SPI slave interface is selected with PDI type 0x05 in the PDI control register 0x0140. It supports different timing modes and configurable signal polarity for SPI\_SEL and SPI\_IRQ. The SPI configuration is located in register 0x0150.

<sup>6</sup> The prefix `PDI\_` is added to the SPI signals if the EtherCAT IP Core is used.

### 10.2.3 SPI access

Each SPI access is separated into an address phase and a data phase. In the address phase, the SPI master transmits the first address to be accessed and the command. In the data phase, read data is presented by the SPI slave (read command) or write data is transmitted by the master (write command). The address phase consists of 2 or 3 bytes depending on the address mode. The number of data bytes for each access may range from 0 to N bytes. The slave internally increments the address for the following bytes after reading or writing the start address. The bits of both address/command and data are transmitted in byte groups.

The master starts an SPI access by asserting SPI\_SEL and terminates it by taking back SPI\_SEL (polarity determined by configuration). While SPI\_SEL is asserted, the master has to cycle SPI\_CLK eight times for each byte transfer. In each clock cycle, both master and slave transmit one bit to the other side (full duplex). The relevant edges of SPI\_CLK for master and slave can be configured by selecting SPI mode and Data Out sample mode.

The most significant bit of a byte is transmitted first, the least significant bit last, the byte order is low byte first. EtherCAT devices use Little Endian byte ordering.

### 10.2.4 Address modes

The SPI slave interface supports two address modes, 2 byte addressing and 3 byte addressing. With two byte addressing, the lower 13 address bits A[12:0] are selected by the SPI master, while the upper 3 bits A[15:13] are assumed to be 000b inside the SPI slave, thus only the first 8 Kbyte in the EtherCAT slave address space can be accessed. Three byte addressing is used for accessing the whole 64 Kbyte address space of an EtherCAT slave.

For SPI masters which do only support consecutive transfers of more than one byte, additional Address Extension commands can be inserted.

**Table 44: Address modes**

Byte	2 Byte address mode		3 Byte address mode	
0	A[12:5]	address bits [12:5]	A[12:5]	address bits [12:5]
1	A[4:0] CMD0[2:0]	address bits [4:0] read/write command	A[4:0] CMD0[2:0]	address bits [4:0] 3 byte addressing: 110b
2	D0[7:0]	data byte 0	A[15:13] CMD1[2:0] res[1:0]	address bits [15:13] read/write command two reserved bits, set to 00b
3	D1[7:0]	data byte 1	D0[7:0]	data byte 0
4 ff.	D2[7:0]	data byte 2	D1[7:0]	data byte 1

### 10.2.5 Commands

The command CMD0 in the second address/command byte may be READ, READ with following Wait State bytes, WRITE, NOP, or Address Extension. The command CMD1 in the third address/command byte may have the same values:

Table 45: SPI commands CMD0 and CMD1

CMD[2]	CMD[1]	CMD[0]	Command
0	0	0	NOP (no operation)
0	0	1	reserved
0	1	0	Read
0	1	1	Read with following Wait State bytes
1	0	0	Write
1	0	1	reserved
1	1	0	Address Extension (3 address/command bytes)
1	1	1	reserved

### 10.2.6 Interrupt request register (AL Event register)

During the address phase, the SPI slave transmits the PDI interrupt request registers 0x0220-0x0221 (2 byte address mode), and additionally register 0x0222 for 3 byte addressing on SPI\_DO (MISO):

Table 46: Interrupt request register transmission

Byte	2 Byte address mode		3 Byte address mode		
	SPI_DI (MOSI)	SPI_DO (MISO)	SPI_DI (MOSI)	SPI_DO (MISO)	
0	A[12:5]	I0[7:0]	A[12:5]	I0[7:0]	interrupt request register 0x0220
1	A[4:0] CMD0[2:0]	I1[7:0]	A[4:0] CMD0[2:0]	I1[7:0]	interrupt request register 0x0221
2	(Data phase)		A[15:13] CMD1[2:0]	I2[7:0]	interrupt request register 0x0222

### 10.2.7 Write access

In the data phase of a write access, the SPI master sends the write data bytes to the SPI slave (SPI\_DI/MOSI). The write access is terminated by taking back SPI\_SEL after the last byte. The SPI\_DO signal (MISO) is undetermined during the data phase of write accesses.

### 10.2.8 Read access

In the data phase of a read access, the SPI slave sends the read data bytes to the SPI master (SPI\_DO/MISO).

### 10.2.8.1 Read Wait State

Between the last address phase byte and the first data byte of a read access, the SPI master has to wait for the SPI slave to fetch the read data internally. Subsequent read data bytes are prefetched automatically, so no further wait states are necessary.

The SPI master can choose between these possibilities:

- The SPI master may either wait for the specified worst case internal read time  $t_{read}$  after the last address/command byte and before the first clock cycle of the data phase.
- The SPI master inserts one Wait State byte after the last address/command byte. The Wait State byte must have a value of 0xFF transferred on SPI\_DI.

### 10.2.8.2 Read Termination

The SPI\_DI signal (MOSI) is used for termination of the read access by the SPI master. For the last data byte, the SPI master has to set SPI\_DI to high (Read Termination byte = 0xFF), so the slave will not prefetch the next read data internally. If SPI\_DI is low during a data byte transfer, at least one more byte will be read by the master afterwards.

### 10.2.9 SPI access errors and SPI status flag

The following reasons for SPI access errors are detected by the SPI slave:

- The number of clock cycles recognized while SPI\_SEL is asserted is not a multiple of 8 (incomplete bytes were transferred).
- For a read access, a clock cycle occurred while the slave was busy fetching the first data byte.
- For a read access, the data phase was not terminated by setting SPI\_DI to high for the last byte.
- For a read access, additional bytes were read after termination of the access.

A wrong SPI access will have these consequences:

- Registers will not accept write data (nevertheless, RAM will be written).
- Special functions are not executed (e.g., SyncManager buffer switching).
- The PDI error counter 0x030D will be incremented.
- A status flag will indicate the error until the next access (not for SPI mode 0/2 with normal data out sample)

A status flag, which indicates if the last access had an error, is available in any mode except for SPI mode 0/2 with normal data out sample. The status flag is presented on SPI\_DO (MISO) after the slave is selected (SPI\_SEL) and until the first clock cycle occurs. So the status can be read either between two accesses by assertion of SPI\_SEL without clocking, or at the beginning of an access just before the first clock cycle. The status flag will be high for a good access, and low for a wrong access.

The reason of the access error can be read in the PDI error code register 0x030E.



### 10.2.10 2 Byte and 4 Byte SPI Masters

Some SPI masters do not allow an arbitrary number of bytes per access, the number of bytes per access must be a multiple of 2 or 4 (maybe even more). The SPI slave interface supports such masters. The length of the data phase is in control of the master and can be set to the appropriate length, the length of the address phase has to be extended. The address phase of a read access can be set to a multiple of 2/4 by using the 3 byte address mode and a wait state byte. The address phase of a write access can be enhanced to 4 bytes using 3 byte address mode and an additional address extension byte (byte 2) according to Table 47.

**Table 47: Write access for 2 and 4 Byte SPI Masters**

Byte	2 Byte SPI master		4 Byte SPI master	
0	A[12:5]	address bits [12:5]	A[12:5]	address bits [12:5]
1	A[4:0] CMD0[2:0]	address bits [4:0] write command: 100b	A[4:0] CMD0[2:0]	address bits [4:0] 3 byte addressing: 110b
2	D0[7:0]	data byte 0	A[15:13] CMD1[2:0] res[1:0]	address bits [15:13] 3 byte addressing: 110b two reserved bits, set to 00b
3	D1[7:0]	data byte 1	A[15:13] CMD2[2:0] res[1:0]	address bits [15:13] write command: 100b two reserved bits, set to 00b
4	D2[7:0]	data byte 2	D0[7:0]	data byte 0
5	D3[7:0]	data byte 3	D1[7:0]	data byte 1
6	D4[7:0]	data byte 4	D2[7:0]	data byte 2
7	D5[7:0]	data byte 5	D3[7:0]	data byte 3

NOTE: The address phase of a write access can be further extended by an arbitrary number of address extension bytes containing 110b as the command. The address phase of a read access can also be enhanced with additional address extension bytes (the read wait state has to be maintained anyway). The address portion of the last address extension byte is used for the access.

## 10.2.11 Timing specifications

Table 48: SPI timing characteristics IP Core

Parameter	Min	Max	Comment
t <sub>CLK</sub>	33 ns+x <sup>7</sup>		SPI_CLK frequency (f <sub>CLK</sub> ≤ 30 MHz)
t <sub>SEL_to_CLK</sub>	x <sup>7</sup>		First SPI_CLK cycle after SPI_SEL asserted
t <sub>CLK_to_SEL</sub>	a) x <sup>7</sup> b) t <sub>CLK</sub> /2+ x <sup>7</sup>		Deassertion of SPI_SEL after last SPI_CLK cycle a) SPI mode 0/2, SPI mode 1/3 with normal data out sample b) SPI mode 1/3 with late data out sample
t <sub>read</sub>	240 ns		Only for read access between address/command and first data byte. Can be ignored if BUSY or Wait State Bytes are used.
t <sub>C0_to_BUSY_OE</sub>	t <sub>CLK</sub>		BUSY OUT Enable assertion after sample time of last command bit C0.
t <sub>BUSY_valid</sub>		x <sup>7</sup>	BUSY valid after BUSY OUT Enable
t <sub>BUSY_OE_to_DO_valid</sub>		x <sup>7</sup>	Only for SPI mode 0/2 with normal data out sampling: Data byte 0 bit 7 valid after deassertion of BUSY OUT Enable
t <sub>SEL_to_DO_valid</sub>		x <sup>7</sup>	Status/Interrupt Byte 0 bit 7 valid after SPI_SEL asserted
t <sub>SEL_to_DO_invalid</sub>	0 ns	x <sup>7</sup>	Status/Interrupt Byte 0 bit 7 invalid after SPI_SEL deasserted
t <sub>STATUS_valid</sub>	x <sup>7</sup>		Time until status of last access is valid. Can be ignored if status is not used.
t <sub>access_delay</sub>	x <sup>7</sup>		Delay between SPI accesses
t <sub>DI_setup</sub>	x <sup>7</sup>		SPI_DI valid before SPI_CLK edge
t <sub>DI_hold</sub>	x <sup>7</sup>		SPI_DI valid after SPI_CLK edge
t <sub>CLK_to_DO_valid</sub>		x <sup>7</sup>	SPI_DO valid after SPI_CLK edge
t <sub>CLK_to_DO_invalid</sub>	0 ns		SPI_DO invalid after SPI_CLK edge
t <sub>IRQ_delay</sub>		160 ns	Internal delay between AL event and SPI_IRQ output to enable correct reading of the interrupt registers.

<sup>7</sup> EtherCAT IP Core: time depends on synthesis results

Table 49: Read/Write timing diagram symbols

Symbol	Comment
A15..A0	Address bits [15:0]
D0_7..D0_0	Data bits byte 0 [7:0]
D1_7..D1_0	Data bits byte 1 [7:0]
I0_7..I0_0	Interrupt request register 0x0220 [7:0]
I1_7..I1_0	Interrupt request register 0x0221 [7:0]
I2_7..I2_0	Interrupt request register 0x0222 [7:0]
C0_2..C0_0	Command 0 [2:0]
C1_2..C1_0	Command 1 [2:0] (3 byte addressing)
Status	0: last SPI access had errors 1: last SPI access was correct
BUSY OUT Enable	0: No Busy output, tread is relevant 1: Busy output on SPI_DO (edge sensitive)
BUSY	0: SPI slave has finished reading first byte 1: SPI slave is busy reading first byte




Figure 41: Basic SPI\_DI/SPI\_DO timing (\*refer to timing diagram for relevant edges of SPI\_CLK)




Figure 42: SPI read access (2 byte addressing, 1 byte read data) with Wait State byte




Figure 43: SPI read access (2 byte addressing, 2 byte read data) with Wait State byte




Figure 44: SPI write access (2 byte addressing, 1 byte write data)




Figure 45: SPI write access (3 byte addressing, 1 byte write data)

### 10.3 Asynchronous 8/16 bit $\mu$ Controller Interface

#### 10.3.1 Interface

The asynchronous  $\mu$ Controller interface uses demultiplexed address and data busses. The bidirectional data bus can be either 8 bit or 16 bit wide. The signals of the asynchronous  $\mu$ Controller interface of EtherCAT devices are<sup>8</sup>:




Figure 46:  $\mu$ Controller interconnection<sup>9</sup>

Table 50:  $\mu$ Controller signals

Signal async	Direction	Description	Signal polarity
CS	IN ( $\mu$ C $\rightarrow$ ESC)	Chip select	Typical: act. low
ADR[15:0]	IN ( $\mu$ C $\rightarrow$ ESC)	Address bus	Typical: act. high
BHE	IN ( $\mu$ C $\rightarrow$ ESC)	Byte High Enable (16 bit $\mu$ Controller interface only)	Typical: act. low
RD	IN ( $\mu$ C $\rightarrow$ ESC)	Read command	Typical: act. low
WR	IN ( $\mu$ C $\rightarrow$ ESC)	Write command	Typical: act. low
DATA[15:0]	BD ( $\mu$ C $\leftrightarrow$ ESC)	Data bus for 16 bit $\mu$ Controller interface	act. high
DATA[7:0]	BD ( $\mu$ C $\leftrightarrow$ ESC)	Data bus for 8 bit $\mu$ Controller interface	act. high
BUSY	OUT (ESC $\rightarrow$ $\mu$ C)	EtherCAT device is busy	Typical: act. low
IRQ	OUT (ESC $\rightarrow$ $\mu$ C)	Interrupt	Typical: act. low

Some  $\mu$ Controllers have a READY signal, this is the same as the BUSY signal, just with inverted polarity.

#### 10.3.2 Configuration

The 16 bit asynchronous  $\mu$ Controller interface is selected with PDI type 0x08 in the PDI control register 0x0140, the 8 bit asynchronous  $\mu$ Controller interface has PDI type 0x09. It supports different configurations, which are located in registers 0x0150 – 0x0153.

<sup>8</sup> The prefix `PDI\_uC\_` or `PDI\_uC\_8` is added to the  $\mu$ Controller signals if the EtherCAT IP Core is used.

<sup>9</sup> All signals are denoted with typical polarity configuration.



### 10.3.3 $\mu$ Controller access

The 8 bit  $\mu$ Controller interface reads or writes 8 bit per access, the 16 bit  $\mu$ Controller interface supports both 8 bit and 16 bit read/write accesses. For the 16 bit  $\mu$ Controller interface, the least significant address bit together with Byte High Enable (BHE) are used to distinguish between 8 bit low byte access, 8 bit high byte access and 16 bit access.

EtherCAT devices use Little Endian byte ordering.

**Table 51: 8 bit  $\mu$ Controller interface access types**

ADR[0]	Access	DATA[7:0]
0	8 bit access to ADR[15:0] (low byte, even address)	low byte
1	8 bit access to ADR[15:0] (high byte, odd address)	high byte

**Table 52: 16 bit  $\mu$ Controller interface access types**

ADR[0]	BHE (act. low)	Access	DATA [15:8]	DATA [7:0]
0	0	16 bit access to ADR[15:0] and ADR[15:0]+1 (low and high byte)	high byte	low byte
0	1	8 bit access to ADR[15:0] (low byte, even address)	(RD only: copy of low byte)	low byte
1	0	8 bit access to ADR[15:0] (high byte, odd address)	high byte	(RD only: copy of high byte)
1	1	invalid access	-	-

### 10.3.4 Write access

A write access starts with assertion of Chip Select (CS), if it is not permanently asserted. Address, Byte High Enable and Write Data are asserted with the falling edge of WR (active low). Once the  $\mu$ Controller interface is not BUSY, a rising edge on WR completes the  $\mu$ Controller access. A write access can be terminated either by deassertion of WR (while CS remains asserted), or by deassertion or CS (while WR remains asserted), or even by deassertion of WR and CS simultaneously. Shortly after the rising edge of WR, the access can be finished by deasserting ADR, BHE and DATA. The  $\mu$ Controller interface indicates its internal operation with the BUSY signal. Since the BUSY signal is only driven while CS is asserted, the BUSY driver will be released after CS deassertion.

Depending on the configuration, the internal write access is either performed after the falling edge of WR, or after the rising edge of WR. If the falling edge is selected, the internal write operation begins with the falling edge of WR, and BUSY indicates when the write operation is finished. The internal write operation is performed during the external write access.

If the rising edge of WR is selected, the internal operation begins with the rising edge of WR, i.e., after the external write access. Thus, the external write access is very fast, but an access immediately following will be delayed by the preceding write access. The maximum access time is higher in this case.

### 10.3.5 Read access

A read access starts with assertion of Chip Select (CS), if it is not permanently asserted. Address and BHE have to be valid before the falling edge of RD, which signals the start of the access. The  $\mu$ Controller interface will show its BUSY state afterwards – if it is not already busy executing a preceding write access – and release BUSY when the read data are valid. The read data will remain valid until either ADR, BHE, RD or CS change. The data bus will be driven while CS and RD are asserted. BUSY will be driven while CS is asserted.

With read busy delay configuration, BUSY deassertion for read accesses can be additionally delayed for 15 ns, so external DATA setup requirements in respect to BUSY can be met.

### 10.3.6 $\mu$ Controller access errors

These reasons for  $\mu$ Controller access errors are detected by the  $\mu$ Controller interface:

- Read or Write access to the 16 bit interface with  $A[0]=1$  and  $BHE(\text{act. low})=1$ , i.e. an access to an odd address without Byte High Enable.
- Deassertion of WR (or deassertion of CS while WR remains asserted) while the  $\mu$ Controller interface is BUSY.
- Deassertion of RD (or deassertion of CS while RD remains asserted) while the  $\mu$ Controller interface is BUSY (read has not finished).

A wrong  $\mu$ Controller access will have these consequences:

- The PDI error counter 0x030D will be incremented.
- For  $A[0]=1$  and  $BHE(\text{act. low})=1$  accesses, no access will be performed internally.
- Deassertion of WR (or CS) while the  $\mu$ Controller interface is BUSY might corrupt the current and the preceding transfer (if it is not completed internally). Registers might accept write data and special functions (e.g., SyncManager buffer switching) might be performed.
- If RD (or CS) is deasserted while the  $\mu$ Controller interface is BUSY (read has not finished), the access will be terminated internally. Although, internal byte transfers might be completed, so special functions (e.g., SyncManager buffer switching) might be performed.

The reason of the access error can be read in the PDI error code register 0x030E.

### 10.3.7 Connection with 16 bit $\mu$ Controllers without byte addressing

If the ESC is connected to 16 bit  $\mu$ Controllers/DSPs which only support 16 bit (word) addressing,  $ADR[0]$  and  $BHE$  of the EtherCAT device have to be tied to GND, so the ESC will always perform 16 bit accesses. All other signals are connected as usual. Please note that ESC addresses have to be divided by 2 in this case.




Figure 47: Connection with 16 bit  $\mu$ Controllers without byte addressing

### 10.3.8 Connection with 8 bit $\mu$ Controllers

If the ESC is connected to 8 bit  $\mu$ Controllers, the BHE signal as well as the DATA[15:8] signals are not used.




Figure 48: Connection with 8 bit  $\mu$ Controllers (BHE and DATA[15:8] should not be left open)


## 10.3.9 Timing Specification

Table 53:  $\mu$ Controller timing characteristics IP Core


Parameter	Min	Max	Comment
$t_{CS\_to\_BUSY}$		$x^{10}$	BUSY driven and valid after CS assertion
$t_{ADR\_BHE\_setup}$	$x^{10}$		ADR and BHE valid before RD assertion
$t_{RD\_to\_DATA\_driven}$	0 ns <sup>11</sup>		DATA bus driven after RD assertion
$t_{RD\_to\_BUSY}$	0 ns <sup>11</sup>	$x^{10}$	BUSY asserted after RD assertion
$t_{read}$			External read time (RD assertion to BUSY deassertion) with normal read busy output (0x0152[0]). Additional 20 ns if delayed read busy output is configured.
		a) $t_{read\_int}^{11}$	a) without preceding write access or $t_{WR\_to\_RD} \geq t_{prec\_write} + t_{Coll}$ or configuration: write after falling edge of WR
		b) $t_{read\_int} + t_{prec\_write} + t_{Coll} - t_{WR\_to\_RD}^{11}$	b) with preceding write access and $t_{WR\_to\_RD} < t_{prec\_write} + t_{Coll}$
		c) 420 ns <sup>11</sup>	c) 8 bit access, absolute worst case with preceding write access ( $t_{WR\_to\_RD} = \min$ , $t_{prec\_write} = \max$ , $t_{Coll} = \max$ )
		d) 560 ns <sup>11</sup>	d) 16 bit access, absolute worst case with preceding write access ( $t_{WR\_to\_RD} = \min$ , $t_{prec\_write} = \max$ , $t_{Coll} = \max$ )
$t_{read\_int}$		a) 220 ns <sup>11</sup> b) 300 ns <sup>11</sup>	Internal read time a) 8 bit access b) 16 bit access
$t_{prec\_write}$		a) 180 ns b) 260 ns	Time for preceding write access a) 8 bit access b) 16 bit access
$t_{BUSY\_to\_DATA\_valid}$		a) $x^{10}-5$ ns b) $x^{10}-20$ ns	DATA bus valid after device BUSY is deasserted a) normal read busy output b) delayed read busy output
$t_{ADR\_BHE\_to\_DATA\_invalid}$	0 ns <sup>11</sup>		DATA invalid after ADR or BHE change
$t_{CS\_RD\_to\_DATA\_release}$	0 ns <sup>11</sup>	$x^{10}$	DATA bus released after CS deassertion or RD deassertion
$t_{CS\_to\_BUSY\_release}$	0 ns <sup>11</sup>	$x^{10}$	BUSY released after CS deassertion
$t_{CS\_delay}$	0 ns <sup>11</sup>		Delay between CS deassertion and assertion
$t_{RD\_delay}$	$x^{10}$		Delay between RD deassertion and assertion
$t_{ADR\_BHE\_DATA\_setup}$	$x^{10}$		ADR, BHE and Write DATA valid before WR deassertion

<sup>10</sup> EtherCAT IP Core: time depends on synthesis results<sup>11</sup> EtherCAT IP Core: time depends on synthesis results, specified value has to be met anyway

Parameter	Min	Max	Comment
t <sub>ADR_BHE_DATA_hold</sub>	x <sup>10</sup>		ADR, BHE and Write DATA valid after WR deassertion
t <sub>WR_active</sub>	x <sup>10</sup>		WR assertion time
t <sub>BUSY_to_WR_CS</sub>	0 ns <sup>11</sup>		WR or CS deassertion after BUSY deassertion
t <sub>WR_to_BUSY</sub>		x <sup>10</sup>	BUSY assertion after WR deassertion
t <sub>write</sub>	0 ns		External write time (WR assertion to BUSY deassertion)
		a) t <sub>write_int</sub>	a) Configuration: write after falling edge of WR (act. low)
		b) t <sub>write_int</sub> - t <sub>WR_delay</sub> <sup>11</sup>	b) with preceding write access and t <sub>WR_delay</sub> < t <sub>write_int</sub> (Write after rising edge of WR)
		c) 0 ns <sup>11</sup>	c) without preceding write access or t <sub>WR_delay</sub> ≥ t <sub>write_int</sub> (Write after rising edge of WR)
		d) 180 ns <sup>11</sup>	d) 8 bit access, absolute worst case with preceding write access (t <sub>WR_delay</sub> = min, t <sub>WR_int</sub> =max, Write after rising edge of WR)
		e) 260 ns <sup>11</sup>	e) 16 bit access, absolute worst case with preceding write access (t <sub>WR_delay</sub> =min, t <sub>WR_int</sub> =max, Write after rising edge of WR)
t <sub>write_int</sub>			Internal write time
		a) 180 ns <sup>11</sup> b) 260 ns <sup>11</sup>	a) 8 bit access b) 16 bit access
t <sub>WR_delay</sub>	x <sup>10</sup>		Delay between WR deassertion and assertion
t <sub>Coll</sub>		a) 20 ns	Extra read delay a) RD access directly follows WR access with the same address (8 bit accesses or 8 bit WR and 16 bit RD)
		b) 0 ns	b) different addresses or 16 bit accesses
t <sub>WR_to_RD</sub>	0 ns		Delay between WR deassertion and RD assertion
t <sub>CS_WR_overlap</sub>	x <sup>10</sup>		Time both CS and WR have to be deasserted simultaneously (only if CS is deasserted at all)
t <sub>CS_RD_overlap</sub>	x <sup>10</sup>		Time both CS and RD have to be deasserted simultaneously (only if CS is deasserted at all)



**Figure 49: Read access (without preceding write access)**



**Figure 50: Write access (write after rising edge nWR, without preceding write access)**




Figure 51: Sequence of two write accesses and a read access

Note: The first write access to ADR1 is performed after the first rising edge of WR. After that, the ESC is internally busy writing to ADR1. After CS is deasserted, BUSY is not driven any more, nevertheless, the ESC is still writing to ADR1.

Hence, the second write access to ADR2 is delayed because the write access to ADR1 has to be completed first. So, the second rising edge of WR must not occur before BUSY is gone. After the second rising edge of WR, the ESC is busy writing to ADR2. This is reflected with the BUSY signal as long as CS is asserted.

The third access in this example is a read access. The ESC is still busy writing to ADR2 while the falling edge of RD occurs. In this case, the write access to ADR2 is finished first, and afterwards, the read access to ADR3 is performed. The ESC signals BUSY during both write and read access.




Figure 52: Write access (write after falling edge nWR)

## 10.4 PLB Slave Interface

### 10.4.1 Interface

The PLB v4.6 slave PDI is selected during the IP Core configuration. The main signals of the PLB interface are<sup>12</sup>:




Figure 53: PLB signals

Table 54: PLB signals

Signal	Direction	Description	Signal polarity
PLB_SPLB_Clk	IN	PLB bus clock	
PLB_SPLB_Rst	IN	PLB reset	act. high
PLB_ABus[0:31]	IN	PLB address bus	
PLB_PAVvalid	IN	PLB primary address valid	act. high
PLB_masterID [0:PLB_MID_WIDTH-1]	IN	PLB current master identifier	
PLB_RNW	IN	PLB read not write	0: Write 1: Read
PLB_BE[0:3]	IN	PLB byte enable	
PLB_size[0:3]	IN	PLB transfer size (must be 0000)	
PLB_wrDBus[0:31]	IN	PLB write data bus	
PLB_SI_addrAck	OUT	Slave address acknowledge	act. high
PLB_SI_wait	OUT	Slave wait	act. high
PLB_SI_wrDAck	OUT	Slave write data acknowledge	act. high
PLB_SI_wrComp	OUT	Slave write transfer complete	act. high
PLB_SI_rdDBus[0:31]	OUT	Slave read data bus	
PLB_SI_rdDAck	OUT	Slave read data acknowledge	act. high
PLB_SI_rdComp	OUT	Slave read transfer complete	act. high
PLB_SI_MBusy [0: SPLB_NUM_MASTERS-1]	OUT	Slave busy	

<sup>12</sup> The prefix `PDI\_` is added to the PLB interface signals for the IP Core interface. Additional signals are part of the PLB interface, but they are not used according to Xilinx PLB v4.6 interface simplifications.



Signal	Direction	Description	Signal polarity
PLB_IRQ_MAIN	OUT	Interrupt	act. high

Please refer to the “128-bit Processor Local Bus Architecture Specifications” from IBM (publication number SA-14-2538-04) for details about the PLB bus (<http://www.ibm.com>).

#### 10.4.2 Configuration

The PLB v4.6 interface has PDI type 0x80 in the PDI control register 0x0140. The PLB PDI has no configuration options in the IP Core configuration utility. Some parameters are passed to the PLB PDI via VHDL generics, they are typically configured in the Xilinx EDK. The PLB PDI supports a fixed data bus width of 32 and it requires byte enables.

#### Address Range (C\_BASEADDR and C\_HIGHADDR)

The address range of the EtherCAT IP Core PLB slave is defined with two VHDL generics C\_BASEADDR (holding the base address) and C\_HIGHADDR (containing the end address). The address range of the EtherCAT IP core should span at least 64 Kbyte (e.g., C\_BASEADDR = 0x00010000 and C\_HIGHADDR=0x0001FFFF). A larger address range results in less address decoding logic.

#### Bus Clock Period (C\_SPLB\_CLK\_PERIOD\_PS)

The PLB bus clock period is set by the Xilinx EDK depending on the clock source configuration. This value is passed to the EtherCAT IP core with the VHDL generic C\_SPLB\_CLK\_PERIOD\_PS.

There are two options for the PLB bus clock, either it is synchronous with the IP core or asynchronous. If it is synchronous, the PLB bus clock has to be an integer multiple of 25 MHz, and the rising edges of CLK25 and PLB\_SPLB\_Clk have to be synchronized. In the asynchronous case, the PLB bus clock has to be faster than CLK25.

The EtherCAT IP Core distinguishes between synchronous and asynchronous PLB bus clock based on the value of C\_SPLB\_CLK\_PERIOD\_PS. If this value corresponds with a synchronous frequency (N\*25 MHz), synchronous clocking is assumed, otherwise asynchronous clocking is assumed.

The following table gives an overview of C\_SPLB\_CLK\_PERIOD\_PS values which make the EtherCAT IP Core assume synchronous clocking.

**Table 55: PLB clock period values for synchronous clocking**

C_SPLB_CLK_PERIOD_PS	PLB_SPLB_Clk frequency
40,000	25 MHz
20,000	50 MHz
13,333 or 13,334	75 MHz
10,000	100 MHz
8,000	125 MHz
6,666 or 6,667	150 MHz
5,714 or 5,715	175 MHz
5,000	200 MHz
...	...

### 10.4.3 Timing specifications

Table 56: PLB timing characteristics

Parameter	Min	Max	Comment
$t_{Clk}$	$\chi^{13}$	40 ns	PLB bus clock ( $f_{Clk} \geq 25$ MHz)
$t_{Read}$	a) 520 ns b) $400 \text{ ns} + 4 \cdot t_{Clk}$ c) $460 \text{ ns} + 3 \cdot t_{Clk}$	a) 600 ns b) $500 \text{ ns} + 4 \cdot t_{Clk}$ c) $620 \text{ ns} + 4 \cdot t_{Clk}$	32 Bit read access time a) PLB_SPLB_CLK = 25 MHz b) PLB_SPLB_CLK = N*25 MHz (N>1) c) PLB_SPLB_CLK asynchronous
	a) 360 ns b) $240 \text{ ns} + 4 \cdot t_{Clk}$ c) $300 \text{ ns} + 3 \cdot t_{Clk}$	a) 440 ns b) $340 \text{ ns} + 4 \cdot t_{Clk}$ c) $460 \text{ ns} + 4 \cdot t_{Clk}$	16 Bit read access time a) PLB_SPLB_CLK = 25 MHz b) PLB_SPLB_CLK = N*25 MHz (N>1) c) PLB_SPLB_CLK asynchronous
	a) 280 ns b) $160 \text{ ns} + 4 \cdot t_{Clk}$ c) $220 \text{ ns} + 3 \cdot t_{Clk}$	a) 360 ns b) $260 \text{ ns} + 4 \cdot t_{Clk}$ c) $380 \text{ ns} + 4 \cdot t_{Clk}$	8 Bit read access time a) PLB_SPLB_CLK = 25 MHz b) PLB_SPLB_CLK = N*25 MHz (N>1) c) PLB_SPLB_CLK asynchronous
$t_{Write}$	a) 440 ns b) $320 \text{ ns} + 4 \cdot t_{Clk}$ c) $400 \text{ ns} + 3 \cdot t_{Clk}$	a) 520 ns b) $420 \text{ ns} + 4 \cdot t_{Clk}$ c) $560 \text{ ns} + 4 \cdot t_{Clk}$	32 Bit write access time a) PLB_SPLB_CLK = 25 MHz b) PLB_SPLB_CLK = N*25 MHz (N>1) c) PLB_SPLB_CLK asynchronous
	a) 280 ns b) $160 \text{ ns} + 4 \cdot t_{Clk}$ c) $240 \text{ ns} + 3 \cdot t_{Clk}$	a) 360 ns b) $260 \text{ ns} + 4 \cdot t_{Clk}$ c) $400 \text{ ns} + 4 \cdot t_{Clk}$	16 Bit write access time a) PLB_SPLB_CLK = 25 MHz b) PLB_SPLB_CLK = N*25 MHz (N>1) c) PLB_SPLB_CLK asynchronous
	a) 200 ns b) $80 \text{ ns} + 4 \cdot t_{Clk}$ c) $160 \text{ ns} + 3 \cdot t_{Clk}$	a) 280 ns b) $180 \text{ ns} + 4 \cdot t_{Clk}$ c) $320 \text{ ns} + 4 \cdot t_{Clk}$	8 Bit write access time a) PLB_SPLB_CLK = 25 MHz b) PLB_SPLB_CLK = N*25 MHz (N>1) c) PLB_SPLB_CLK asynchronous

<sup>13</sup> EtherCAT IP Core: time depends on synthesis results




Figure 54: PLB Read Access




Figure 55: PLB Write Access

## 10.5 OPB Slave Interface

### 10.5.1 Interface

The OPB Slave PDI is selected during the IP Core configuration. The OPB interface is deprecated by Xilinx and its support in the EDK software will be removed. The signals of the OPB interface are<sup>14</sup>:




Figure 56: OPB signals

Table 57: OPB signals

Signal	Direction	Description	Signal polarity
SELECT	IN	OPB Select	act. high
CLK <sub>OPB</sub>	IN	OPB bus clock (rising edge synchronous with rising edge of CLK25 of the IP Core)	
ABUS[0:31]	IN	OPB address bus	
DBUS[0:31]	IN	OPB data bus	
BE[0:3]	IN	OPB Byte Enable	act. high
RNW	IN	OPB Read/Write access	0: Write 1: Read
SEQADDR	IN	OPB sequential address	act. high
SL_DBUS[0:31]	OUT	Slave data bus	
SL_XFERACK	OUT	Slave transfer acknowledge	act. high
SL_TOUTSUP	OUT	Slave timeout suppress	act. high
SL_ERRACK	OUT	Slave error acknowledge (not used, always low)	act. high
SL_RETRY	OUT	Slave retry (not used, always low)	act. high
IRQ	OUT	Interrupt	act. high

Please refer to the On-Chip Peripheral Bus Architecture Specification from IBM (publication number SA-14-2528-02) for details about the OPB bus (<http://www.ibm.com>).

<sup>14</sup> The prefix `PDI\_OPB\_` is added to the OPB interface signals for the IP Core interface.

### 10.5.2 Configuration

The OPB interface has PDI type 0x80 in the PDI control register 0x0140. The OPB bus clock speed is configurable in the OPB PDI configuration dialog. If the EtherCAT IP Core is used in a Xilinx EDK design, the address range can be specified here and the reset polarity can be configured to be active high.

#### OPB Bus Clock Multiplier

The OPB clock frequency is a multiple of 25 MHz:

$$\text{OPB clock frequency} = N * 25 \text{ MHz (N=1...31)}$$

The maximum clock speed depends on the FPGA and the synthesis. The rising edge of OPB clock has to be synchronous with the rising edge of CLK25 of the EtherCAT IP Core.

#### OPB Bus Data Width

The width of the OPB data bus can be  $W = 1, 2,$  or 4 Bytes. Select  $W = 4$  Bytes for the Xilinx Microblaze processor.

NOTE: Independent of the OPB bus data width, DBUS width remains [0:31] and BE width remains [0:3]. Use bits [0:7] or [0:15] for DBUS, and [0] or [0:1] for BE respectively, if width is reduced.

#### Address Range (C\_BASEADDR and C\_HIGHADDR)

The address range of the EtherCAT IP Core OPB slave is defined with two VHDL generics C\_BASEADDR (holding the base address) and C\_HIGHADDR (containing the end address). The address range of the EtherCAT IP core should span at least 64 Kbyte (e.g., C\_BASEADDR = 0x00010000 and C\_HIGHADDR=0x0001FFFF). A larger address range results in less address decoding logic.

#### RESET Polarity (RESET\_POL\_ACT\_HIGH)

The Xilinx EDK assumes the OPB reset signal to be active high, so the polarity of the EtherCAT IP Core can be configured to be active high with this generic. A value of 0 means active low, a value of 1 means active high. The reset polarity will be automatically set to active high by the configuration tool, if the OPB PDI is selected.

### 10.5.3 Byte Enable (BE)

The Byte Enable signal specifies active byte lanes for an access. These values are allowed for BE[0:3]: 0000, 0001, 0010, 0100, 1000, 0011, 1100, and 1111.

## 10.5.4 Timing specifications

Table 58: OPB timing characteristics

Parameter	Min	Max	Comment
N	1	31	OPB bus clock factor
t <sub>Clk</sub>	$\frac{1}{N * 25\text{MHz}}$ <sup>15</sup>	40 ns	OPB bus clock (OPB clock frequency: N*25 MHz)
t <sub>Read</sub>	440 ns	a) 560 ns b) $560\text{ ns} + \frac{80\text{ns}}{N}$	32 Bit read access time a) N=1 b) N>1
	280 ns	a) 400 ns b) $400\text{ ns} + \frac{80\text{ns}}{N}$	16 Bit read access time a) N=1 b) N>1
	200 ns	a) 320 ns b) $320\text{ ns} + \frac{80\text{ns}}{N}$	8 Bit read access time a) N=1 b) N>1
t <sub>Write</sub>	360 ns	a) 440 ns b) $440\text{ ns} + \frac{80\text{ns}}{N}$	32 Bit write access time a) N=1 b) N>1
	200 ns	a) 280 ns b) $280\text{ ns} + \frac{80\text{ns}}{N}$	16 Bit write access time a) N=1 b) N>1
	120 ns	a) 200 ns b) $200\text{ ns} + \frac{80\text{ns}}{N}$	8 Bit write access time a) N=1 b) N>1

<sup>15</sup> EtherCAT IP Core: time depends on synthesis results




Figure 57: OPB Read Access





Figure 58: OPB Write Access

## 11 Distributed Clocks SYNC/LATCH Signals

For details about the Distributed Clocks refer to Section I.

### 11.1 Signals

The Distributed Clocks unit of the IP Core has the following external signals (depending on the ESC configuration):



**Figure 59: Distributed Clocks signals**

**Table 59: Distributed Clocks signals**


Signal	Direction	Description
SYNC_OUT0/1	OUT	SyncSignals (alias SYNC[1:0])
LATCH_IN0/1	IN	LatchSignals (alias LATCH[1:0])

NOTE: SYNC\_OUT0/1 are active high/push-pull outputs.


### 11.2 Timing specifications

**Table 60: DC SYNC/LATCH timing characteristics IP Core**

Parameter	Min	Max	Comment
$t_{DC\_LATCH}$	$12\text{ ns} + x^{16}$		Time between Latch0/1 events
$t_{DC\_SYNC\_Jitter}$		$11\text{ ns} + x^3$	SYNC0/1 output jitter



**Figure 60: LatchSignal timing**



**Figure 61: SyncSignal timing**

<sup>16</sup> EtherCAT IP Core: time depends on synthesis results



## 12 SII EEPROM Interface (I<sup>2</sup>C)

For details about the ESC SII EEPROM Interface refer to Section I. The SII EEPROM Interface is intended to be a point-to-point interface between IP Core and I<sup>2</sup>C EEPROM. If other I<sup>2</sup>C masters are required to access the I<sup>2</sup>C bus, the IP Core must be held in reset state (e.g. for in-circuit-programming of the EEPROM).

### 12.1 Signals

The EEPROM interface of the IP Core has the following signals:




Figure 62: I<sup>2</sup>C EEPROM signals

Table 61: I<sup>2</sup>C EEPROM signals

Signal	Direction	Description
PROM_CLK	OUT	I <sup>2</sup> C clock (alias EEPROM_CLK)
PROM_DATA	BIDIR	I <sup>2</sup> C data (alias EEPROM_DATA)
PROM_SIZE	IN	EEPROM size configuration (alias EEPROM_SIZE)

Both EEPROM\_CLK and EEPROM\_DATA must have a pull-up resistor (4.7 kΩ recommended for ESCs), either integrated into the ESC or externally.

### 12.2 EEPROM Emulation

EEPROM\_SIZE has to be 0 for EEPROM emulation (EEPROM emulation with EEPROM\_SIZE=1 is for testing only: all commands are acknowledged automatically).

### 12.3 Timing specifications

Table 62: EEPROM timing characteristics IP Core

Parameter	Typical		Comment
	Up to 16 kBit	32 kBit-4 MBit	
t <sub>clk</sub>	~ 6.72 μs		EEPROM clock period (f <sub>clk</sub> ≈ 150 kHz)
t <sub>Write</sub>	~ 250 us	~ 310 μs	Write access time (without errors)
t <sub>Read</sub>	a) ~ 440 μs b) ~ 1.16 ms	a) ~ 500 μs b) ~ 1.22 ms	Read access time (without errors): a) 2 words b) configuration (8 Words)
t <sub>Delay</sub>	~ 60 μs		Time until configuration loading begins after Reset is gone

### 13 Electrical Specifications

Table 63: AC Characteristics

Symbol	Parameter	Min	Typ	Max	Units
$f_{CLK25}$	Clock source (CLK25) with initial accuracy	25 MHz $\pm$ 25 ppm			

Table 64: Forwarding Delays

Symbol	Parameter	Min	Average	Max	Units
$t_{Diff}$	Average difference processing delay minus forwarding delay (without RX FIFO jitter)		40		ns
$t_{MM}$	MII port to MII port delay: a) Through ECAT Processing Unit (processing) b) Alongside ECAT Processing Unit (forwarding) Conditions: FIFO size 7, no TX Shift compensation or manual TX Shift configuration with MII_TX_SHIFT = 00	a) 320+x <sup>17</sup> b) 280+x <sup>17</sup>	a) 340+x <sup>17</sup> b) 300+x <sup>17</sup>	a) 360+x <sup>17</sup> b) 320+x <sup>17</sup>	ns

NOTE: Average timings are used for DC calculations.

<sup>17</sup> EtherCAT IP Core: time depends on synthesis results

## 14 Synthesis Constraints

The following table contains basic IP Core constraints.

**Table 65: EtherCAT IP Core constraints**

Signal	Requirement	Value	Clock reference	Description
CLK25	period	40 ns		Reference clock (25 MHz)
CLK50	a) period b) phase shift	a) 20 ns b) 0 ns	CLK25	Derived clock (50 MHz). Phase shift is rising edge to rising edge.
CLK100	a) period b) phase shift	a) 10 ns b) 0 ns	CLK25	Derived clock (100 MHz). Phase shift is rising edge to rising edge.
nRESET	Ignore timing			nRESET is asynchronous to any clock
MCLK	min. period	400 ns		IEEE802.3 requirement (2.5 MHz)
MDIO	a) setup b) hold at PHY input	a) 10 ns b) 10 ns	MCLK (rising edge)	MDIO is changed with falling edge of MCLK, max. output skew of MCLK and MDIO is 190 ns. Constraining is usually not required. IEEE802.3 requirement.
MII_RX_CLK0-2	period	40 ns		MII receive reference clock (25 MHz). IEEE802.3 requirement.
MII_RX_DATA0-2[3:0] MII_RX_DV0-2 MII_RX_ERR0-2	a) setup b) hold	a) 10 ns b) 10 ns	MII_RX_CLK0-2 (rising edge)	IEEE802.3 requirement
MII_TX_CLK0-2	period	40 ns		MII transmit reference clock (25 MHz). Only used for automatic TX Shift compensation. IEEE802.3 requirement.
MII_TX_DATA0-2[3:0] MII_TX_ENA0-2	Clock-to-Pin a) min b) max	a) 0 ns b) 25 ns	TX_CLK0-2 from PHY (rising edge)	IEEE802.3 requirement
	Clock-to-Pin a) min b) max	a) 0 ns b) 10 ns	CLK25 (rising edge)	Incomplete alternative to IEEE802.3 requirement, keeps margin if TX Shift has been determined and compensated. Refer to section III for details.
PROM_CLK	period	App. dep.		I <sup>2</sup> C clock. Actual ESC output clock is 6.72 μs (≈ 150 kHz). Min. 2.5μs (400 Khz) for example I <sup>2</sup> C EEPROM chip.
PROM_DATA	a) setup b) hold	a) 250 ns b) 0 ns	PROM_CLK a) rising edge b) falling edge	PROM_DATA is changed in the middle of the low phase of PROM_CLOCK, i.e., max. output skew of PROM_CLK/PROM_DATA is 1.43 μs. Constraining is usually not required. Example I <sup>2</sup> C EEPROM chip requirement.
RMII_RX_DATA0/1[1:0] RMII_RX_DV0/1 RMII_RX_ERR0/1 RMII_TX_DATA0/1[1:0] RMII_TX_ENA0/1	a) setup b) hold	a) 4 ns b) 2 ns	CLK50 (rising edge)	RMII specification requirement
Other signals, especially PDI signals	application dependent			

**Example User Constraints File (UCF)**

```
#####
### Global CLK/Reset ###
#####

### Clock source 25 MHz/40 ns ###
TIMESPEC TS_REF_CLK = PERIOD TM_REF_CLK 40000 ps;
Net REF_CLK TNM_NET = TM_REF_CLK;

### Reset ###
Net nRESET TIG;

#####
### MII Port 0 ###
#####

### Receive clock period 40 ns/25 MHz ###
TIMESPEC TS_RX_CLK0 = PERIOD TM_RX_CLK0 40000 ps;
Net MII_RX_CLK0 TNM_NET = TM_RX_CLK0;

### RX_DV/RX_DATA setup 10 ns, hold 10 ns ###
OFFSET = IN 10 ns VALID 20 ns BEFORE MII_RX_CLK0;

### TX_ENA/TX_DATA maximum clock-to-pad 10 ns ###
### (manually check minimum clock-to-pad = 0 ns) ###
### TX_CLK from PHY to REF_CLK phase shift has to be ###
### determined and compensated using TX-Shift or registers ###
TIMEGRP TM_TX0 OFFSET = OUT 10 ns AFTER REF_CLK;

Net MII_TX_ENA0 TNM_NET=TM_TX0;
Net MII_TX_DATA0<0> TNM_NET=TM_TX0;
Net MII_TX_DATA0<1> TNM_NET=TM_TX0;
Net MII_TX_DATA0<2> TNM_NET=TM_TX0;
Net MII_TX_DATA0<3> TNM_NET=TM_TX0;
Net MII_TX_ERR0 TNM_NET=TM_TX0;

#####
### MII Port 1 ###
#####

### Receive clock period 40 ns/25 MHz ###
TIMESPEC TS_RX_CLK1 = PERIOD TM_RX_CLK1 40000 ps;
Net MII_RX_CLK1 TNM_NET = TM_RX_CLK1;

### RX_DV/RX_DATA setup 10 ns, hold 10 ns ###
OFFSET = IN 10 ns VALID 20 ns BEFORE MII_RX_CLK1;

### TX_ENA/TX_DATA maximum clock-to-pad 10 ns ###
### (manually check minimum clock-to-pad = 0 ns) ###
### TX_CLK from PHY to REF_CLK phase shift has to be ###
### determined and compensated using TX-Shift or registers ###
TIMEGRP TM_TX1 OFFSET = OUT 10 ns AFTER REF_CLK;

Net MII_TX_ENA1 TNM_NET=TM_TX1;
Net MII_TX_DATA1<0> TNM_NET=TM_TX1;
Net MII_TX_DATA1<1> TNM_NET=TM_TX1;
Net MII_TX_DATA1<2> TNM_NET=TM_TX1;
Net MII_TX_DATA1<3> TNM_NET=TM_TX1;
Net MII_TX_ERR1 TNM_NET=TM_TX1;
```

```
#####
### MII Port 2 ###
#####

### Receive clock period 40 ns/25 MHz ###
TIMESPEC TS_RX_CLK2 = PERIOD TM_RX_CLK2 40000 ps;
Net MII_RX_CLK2 TNM_NET = TM_RX_CLK2;

### RX_DV/RX_DATA setup 10 ns, hold 10 ns ###
OFFSET = IN 10 ns VALID 20 ns BEFORE MII_RX_CLK2;

### TX_ENA/TX_DATA maximum clock-to-pad 10 ns ###
### (manually check minimum clock-to-pad = 0 ns) ###
### TX_CLK from PHY to REF_CLK phase shift has to be ###
### determined and compensated using TX-Shift or registers ###
TIMEGRP TM_TX2 OFFSET = OUT 10 ns AFTER REF_CLK;

Net MII_TX_ENA2 TNM_NET=TM_TX2;
Net MII_TX_DATA2<0> TNM_NET=TM_TX2;
Net MII_TX_DATA2<1> TNM_NET=TM_TX2;
Net MII_TX_DATA2<2> TNM_NET=TM_TX2;
Net MII_TX_DATA2<3> TNM_NET=TM_TX2;
Net MII_TX_ERR2 TNM_NET=TM_TX2;
```

## 15 Appendix

### 15.1 Support and Service

Beckhoff and their partners around the world offer comprehensive support and service, making available fast and competent assistance with all questions related to Beckhoff products and system solutions.

#### 15.1.1 Beckhoff's branch offices and representatives

Please contact your Beckhoff branch office or representative for local support and service on Beckhoff products!

The addresses of Beckhoff's branch offices and representatives round the world can be found on her internet pages: <http://www.beckhoff.com>

You will also find further documentation for Beckhoff components there.

### 15.2 Beckhoff Headquarters

Beckhoff Automation GmbH & Co. KG  
Huelshorstweg 20  
33415 Verl  
Germany

phone: + 49 (0) 5246/963-0  
fax: + 49 (0) 5246/963-198  
e-mail: [info@beckhoff.com](mailto:info@beckhoff.com)  
web: [www.beckhoff.com](http://www.beckhoff.com)

#### Beckhoff Support

Support offers you comprehensive technical assistance, helping you not only with the application of individual Beckhoff products, but also with other, wide-ranging services:

- world-wide support
- design, programming and commissioning of complex automation systems
- and extensive training program for Beckhoff system components

hotline: + 49 (0) 5246/963-157  
fax: + 49 (0) 5246/963-9157  
e-mail: [support@beckhoff.com](mailto:support@beckhoff.com)

#### Beckhoff Service

The Beckhoff Service Center supports you in all matters of after-sales service:

- on-site service
- repair service
- spare parts service
- hotline service

hotline: + 49 (0) 5246/963-460  
fax: + 49 (0) 5246/963-479  
e-mail: [service@beckhoff.com](mailto:service@beckhoff.com)